(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 02.05.2002 Bulletin 2002/18 (51) Int Cl.7: G11C 11/34

(11)

(21) Application number: 01125119.6

(22) Date of filing: 23,10,2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 27.10.2000 JP 2000328555

(71) Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.

Kadoma-shi, Osaka 571-8501 (JP)

(72) Inventors:

- Nishihara, Takashi
 - Osaka-shi, Osaka 532-0022 (JP)
 - Kojima, Rie Kadoma-shi, Osaka 571-0030 (JP)
 - Kadoma-shi, Osaka 571-0030 (JP)

 Yamada, Noboru
 - Hirakata-shi, Osaka 573-1104 (JP)
- (74) Representative: Balsters, Robert et al Novagraaf SA 25, Avenue du Pailly 1220 Les Avanchets - Geneva (CH)

(54) Memory, writing apparatus, reading apparatus, writing method, and reading method

(57) A memory includes: first and second recording layers for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in term-perature caused by application of an electric current pulse. The crystallization temperatures of the first and second recording layers, T₁₄, and T₂₅, have the relationship T₁₄ < T₂₅. The crystallization times of the first and second recording layers, T₁₄ and t₁₂₅, have the relationship T₁₄ < T₂₅. The crystallization times of the first and

ship $t_1 > t_2$, $R_{11} + R_{22}$, $R_{11} + R_{22}$, $R_{11} + R_{22}$, and $R_{c_1} + R_{c_2}$ are different from one another where the resistance value of the first recording layer in the amorphous phase is R_{11} , the resistance value of the first recording layer in the crystalline phase is R_{11} , the resistance value of the second recording layer in the crystalline phase is R_{12} , and the resistance value of the second recording layer in the crystalline phase is R_{22} , and the resistance value of the second recording layer in the crystalline phase is R_{22} .

Description

20

25

BACKGROUND OF THE INVENTION

5 1. FIELD OF THE INVENTION:

[0001] The present invention relates to a phase-change memory for storing information by utilizing a reversible phase change which may occur between a crystalline phase and an amorphous phase, a writing apparatus for writing information in the memory, a reading apparatus for reading information from the memory, and writing/reading methods therefor.

2. DESCRIPTION OF THE RELATED ART:

[0002] A phase-change memory in which information can be recorded or erased by applying electric energy such as an electric current is known. The material used as a recording layer of such a phase-change memory causes reversible change between the crystalline phase and the amorphous phase due to increases in temperature which results from the application of the electric energy. Generally, the electric resistance of the crystalline phase is low, whereas the electric resistance of the prophous phase is high. The phase-change memory is a non-volatile memory in which binary information is recorded by utilizing the difference in electric resistance between the crystalline phase and the amorphous hase.

[0003] In recent years, along with the increase in amount of information to be recorded in a memory, a memory having a larger capacity has been demanded. In order to increase the capacity of a phase-change memory, wo suggestions have been provided: (1) the area of a memory cell for recording a binary value is reduced, and a plurality of such memory cells are arranged in a matrix (increase in surface density; (2) Information of a multi-value is stored in a single memory cell. In this specification, the "multi-value" does not include the "binary value".

[0004] Regarding suggestion (1), since there is a limit to a miniaturization process in a production technique such as photolithography, there is also a limit to the increase in surface density. Thus, it is impossible to drastically increase the capacity of a phase-change memory.

[0005] A known conventional technique for recording multi-value information in a single memory cell is disclosed in Japaneses National Phase PCT Laid-Open Publication No. 11-510317. According to this conventional technique, the resistance value of a recording layer of a memory cell is controlled in a stepwise manner, whereby multi-value information can be stored in the memory cell. However, such a stepwise control of the phase state in a single recording layer involves greater difficulty rather than control of the phase state he when the two phase states, i.e., the crystalline phase and the amorphous phase.

SUMMARY OF THE INVENTION

[0006] According to one aspect of the present invention, a memory includes: a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature of the second recording layer. $T_{1,1}$, and the crystallization temperature of the second recording layer. $T_{2,2}$, have the relationship $T_{1,2}$, the crystallization time of the first recording layer, $T_{2,3}$ have the relationship $T_{1,1} = T_{2,2}$, the relationship $T_{1,1} = T_{2,2}$ have the relationship $T_{1,1} = T_{2,2} = T_{$

© [0007] In one embodiment of the present invention, the melting point of the first recording layer, T_{m1}, satisfies the relationship 400 ≤ T_{m1}(°C) ≤ 800.

[0008] In another embodiment of the present invention, the melting point of the second recording layer, T_{m2} , satisfies the relationship $300 \le T_{m2}(^{\circ}C) \le 700$.

[0009] In still another embodiment of the present invention, the crystallization temperature of the first recording layer, T_{x1}, satisfies the relationship 130 ≤ T_{x1}(°C) ≤ 230.

[0010] In still another embodiment of the present invention, the crystallization temperature of the second recording layer, T_{x2}, satisfies the relationship 160 ≤ T_{x2}(°C) ≤ 260.

[0011] In still another embodiment of the present invention, the crystallization time of the first recording layer, t. 1.

- satisfies the relationship $5 \le t_{x1}(ns) \le 200$.
- [0012] In still another embodiment of the present invention, the crystallization time of the second recording layer, $t_{\chi 2}$, satisfies the relationship $2 \le t_{\chi 2}(ns) \le 150$.
- [0013] In still another embodiment of the present invention, the first recording layer includes three elements, Ge, Sb, and Te; and the second recording layer includes (Sb-Te)-M1, where M1 is at least one selected from a group consisting of Aq, In, Ge, Sn, Se, Bi, Au, and Mn.
 - [0014] In still another embodiment of the present invention, the first recording layer is formed on a substrate, and the upper electrode is formed on the second recording layer.
 - [0015] In still another embodiment of the present invention, a lower electrode is formed between the substrate and the first recording layer.
 - [0016] In still another embodiment of the present invention, an intermediate layer is formed between the first recording layer and the second recording layer.
 - [0017] In still another embodiment of the present invention, the specific resistance r_{a1} of the first recording layer in the amorphous phase is $1.0 \le r_{a1}(\Omega \cdot cm) \le 1 \times 10^7$.
- [0018] In still another embodiment of the present invention, the specific resistance r_{a2} of the second recording layer in the amorphous phase is 2.0 ≤ r_{a2}(Ω·cm) ≤ 2×10⁷.
- [0019] In still another embodiment of the present invention, the specific resistance r_{c1} of the first recording layer in the crystalline phase is 1×10⁻³ ≤ r_{c1}(Ω·cm) ≤ 1.0.
- [0020] In still another embodiment of the present invention, the specific resistance r_{e2} of the second recording layer in the crystalline phase is $1 \times 10^{-3} \le r_{e2}(\Omega \cdot cm) \le 1.0$.
 - [0021] According to another aspect of the present invention, there is provided a writing apparatus for writing information in a memory, the memory including: a first recording layer for recording information by utilizing a reversible phase change between a cystalline phase and an amorphous phase which occurs due to increase in temperature caused by application of an electric current pulse; and a second recording layer for recording information by utilizing
 - a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature of the first recording layer, T_{x_1} , and the crystallization temperature of the second recording layer, T_{x_2} , have the relationship $T_{x_1} < T_{x_2}$, have the relationship $T_{x_1} < T_{x_2}$, have the relationship $T_{x_1} < T_{x_2}$ and $T_{x_1} < T_{x_2} <$
 - and the resistance value of the second recording layer in the crystalline phase is $R_{\rm C2}$ and the writing appearatus including: a pulse generator for generating at least first to third electric current pulses; and an application section through which the at least first to third electric current pulses are applied to the first recording layer and the second recording layer, wherein in order to change the first recording layer from the amorphous phase to the crystalline phase while the phase state of the second recording layer is kept unchanged, the pulse generator generates the first electric current pulse which provides a temperature (T) that satisfies $T_{\rm L1} \le T_{\rm L2}$ during a time (I) that satisfies $T_{\rm L1} \le T_{\rm L2}$ during a time (I) that satisfies $T_{\rm L2} \le T_{\rm L3}$ during a time (I) the typical player from the amorphous phase to the crystalline phase while the phase state of
 - first recording layer is kept unchanged, the pulse generator generates the second electric current pulse which provides a a temperature (T) that satisfies $T_{i,j} \le T$ during a time (I) that satisfies $T_{i,j} \le T$ during a time (I) that satisfies $T_{i,j} \le T$ during a time (I) that satisfies $T_{i,j} \le T$ during a time (I) that satisfies $T_{i,j} \le T$ during a time of the energy that the coording layer and the second recording layer from the crystalline phase to the amorphous phase, the pulse generates the third electric current pulse which provides a temperature equal to or higher than the higher one of the melting points of the first and second recording layers.
 - [0022] In one embodiment of the present invention, the pulse amplitude of the first electric current pulse, t_{c1} , is 0.02 $\leq t_{c4}$ (mA) ≤ 10 , and the pulse width of the first electric current pulse, t_{c1} , is $5 \leq t_{c4}$ (ns) ≤ 200 .
 - [0023] In another embodiment of the present invention, the pulse amplitude of the second electric current pulse, l_{c2} , is $0.05 \le l_{c2}(mA) \le 20$, and the pulse width of the second electric current pulse, l_{c2} , is $2 \le l_{c2}(ns) \le 150$.
 - [0024] In still another embodiment of the present invention, the pulse amplitude of the third electric current pulse, l_{a1} , is $0.1 \le l_{a1}$ (mA) ≤ 200 , and the pulse width of the third electric current pulse, l_{a1} , is $1 \le l_{a1}$ (mS) ≤ 100 .
 - 0025] In still another embodiment of the present invention, in order to change both the first recording layer and the second recording layer from the amorphous phase to the crystalline phase, the pulse generator generates a fourth electric current pulse which provides a temperature (T) that satisfies T₂ ≤ T during a time (t) that satisfies T₄
 - [0026] In still another embodiment of the present invention, the pulse amplitude of the fourth electric current pulse, l_{c12} , is $0.05 \le l_{c12}(mA) \le 20$, and the pulse width of the fourth electric current pulse, l_{c12} , is $5 \le t_{c12}(mA) \le 20$.
- 50 [0027] In still another embodiment of the present invention, when the melting point of the first recording layer, T_{m1}, have the relationship T_{m1}+2⁻¹m_e, in order to change the recording layer having the lower one of the melting points T_{m1} and T_{m2} from the crystalline phase to the amorphous phase while the phase state of the recording layer having the higher one of the melting points T_{m1} and T_{m2} is kept at the crystalline

phase, the pulse generator generates a fifth electric current pulse which provides a temperature equal to σ righer than the lower one of the melting points T_{m1} and T_{m2} and lower then the higher one of the melting points T_{m1} and T_{m2} and lower then the higher one of the melting points T_{m1} and T_{m2} and lower then the higher one of the melting points T_{m1} and T_{m2} [0028] In still another embodiment of the present invention, the pulse amplitude of the fifth electric current pulse, T_{m2} is T_{m1} and T_{m2} is T_{m2} and T_{m2} and T_{m2} is T_{m2} and T_{m2} and T_{m2} is T_{m2} and T_{m2}

[0029] According to still another aspect of the present invention, there is provided a reading apparatus for reading information from a memory, the memory including: a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature of the first recording layer, T_{x1} , and the crystallization temperature of the second recording layer, T_{x2} , have the relationship T_{x1} < T_{x2}, the crystallization time of the first recording layer, t_{x1}, and the crystallization time of the second recording layer, tx2, have the relationship tx1 > tx2, and Ra1+Ra2, Ra1+Rc2, Rc1+Ra2, and Rc1+Rc2 are different from one another where the resistance value of the first recording layer in the amorphous phase is R_{a1}, the resistance value of the first recording layer in the crystalline phase is Req, the resistance value of the second recording layer in the amorphous phase is Req. and the resistance value of the second recording layer in the crystalline phase is Reg, and the reading apparatus including: an application section through which an electric current pulse is applied to the first and second recording layers; a resistance measurement device for measuring a sum of the resistances of the first and second recording layers, and a determination section for determining which of the four different sums of resistance values, Ra1+Ra2, Ra1+Rc2, Rc1+Ra2, and Rc1+Rc2, the measured sum of the resistance values of the first and second recording layers

[0030] In one embodiment of the present invention, the electric current pulse has an amplitude I, having a size such that a phase change is not caused in the first and second recording layers.

is equal to

[0031] In another embodiment of the present invention, the amplitude I, of the electric current pulse is I, (mA) ≤ 0.02. 25 [0032] According to still another aspect of the present invention, a memory includes N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature T_{xm} , of the m-th recording layer (1 \leq m \leq N) satisfies the relationship Tx1 < Tx2 < ... < Txm-1 < Txm < Txm+1 < ... < Txh, the crystallization time tm of the m-th recording layer satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xN}$, and the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2N values. [0033] According to still another aspect of the present invention, there is provided a writing apparatus for writing information in a memory, the memory including N recording layers (N is a natural number which satisfies N > 2) for 35 recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature T_{xm} of the m-th recording layer (1 \leq m \leq N) satisfies the relationship $T_{x1} < T_{x2} < ... < T_{xm-1} < T_{xm}$ < T_{xm+1} < ... < T_{xN}, the crystallization time t_{xm} of the m-th recording layer satisfies the relationship t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{ym+1} > ... > t_{xN}, and the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another. and the sum of the resistance values of the N recording layers is one of 2N values, and the writing apparatus including: a pulse generator for generating at least N crystallization pulses and amorphization pulse, and an application section through which the at least N crystallization pulses and amorphization pulse are applied to the N recording layers, wherein in order to change only the m-th recording layer from the amorphous phase to the crystalline phase while the 45 phase states of the other recording layers are kept unchanged, the pulse generator generates a crystallization pulse which provides a temperature (T) that satisfies $T_{xm} \le T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xm} \le t_x < t_{x(m-1)}$, and in order to change all of the N recording layers from the crystalline phase to the amorphous phase, the pulse generator generates the amorphization pulse which provides a temperature equal to or higher than the highest one of the melting points of the N recording layers.

0 [0034] In one embodiment of the present invention, in order to change all of the N recording layers from the amorphous phase to the crystalline phase, the pulse generator generates an electric current pulse which provides a temperature (T) that satisfies T_m ≤ T, during a time (t) that satisfies L₊ ≤ L.

[0035] In another embodiment of the present invention, in order to change the m-th to (m+n-1)th recording layers among the N recording layers from the amorphous phase to the crystalline phase, the pulse generator generates an electric current pulse which provides a temperature (T) that satisfies $T_{x(m+n-1)} \le T_x < T_{x(m+n)}$ during a time (t) that satisfies $T_{x(m+n)} \le T_x < T_{x(m+n)}$ during a time (t) that

[0036] In another embodiment of the present invention, when each of one or more recording layers among the N recording layers has a melting point equal to or lower than a temperature T_m, and each of the other recording layers

4

among the N recording layers has a melting point higher than the temperature T_m, in order to change the one or more recording layers from the crystalline phase to the amorphous phase while the other recording layers are kept at the crystalline phase, the pulse generator generates an electric current pulse which produces the temperature T_m.

[0037] According to still another aspect of the present invention, there is provided a reading apparatus for reading information from a memory, the memory including. No recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature $T_{l,m}$ of the m-th recording layer (1 ≤ m < N) satisfies the relationship $T_{xx} < T_{xx} < T_{xx} < ... < T_{xx+1} < T_{xx} < T_{xx+1} < T_{xx} < T_{xx+1} <$

[0038] According to still another aspect of the present invention, there is provided a method for writing information In a memory, the memory including: a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, and a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature of the first recording layer, Tx1, and the crystallization temperature of the second recording layer, Tx2, have the relationship Tx1 < Tx2, the crystallization time of the first recording layer, tx1, and the crystallization time of the second recording layer, tx2, have the relationship tx1 > tx2, and Ra1+Ra2, Ra1+Ra2, Ra1+Ra2, and Ra1+Ra2 are different from one another where the resistance value of the first recording layer in the amorphous phase is Ra1, the resistance value of the first recording layer in the crystalline phase is Rc1, the resistance value of the second recording layer in the amorphous phase is Ra2, and the resistance value of the second recording layer in the crystalline phase is R_{c2}, and the writing method including steps of: generating at least first to third electric current pulses; and applying the at least first to third electric current pulses to the first recording layer and the second recording layer, wherein, in the step of generating the at least first to third electric current pulses, in order to change the first recording layer from the amorphous phase to the crystalline phase while the phase state of the second recording layer is kept unchanged, the pulse generator generates the first electric current pulse which provides a temperature (T) that satisfies $T_{x1} \le T \le T_{x2}$ during a time (t) that satisfies $t_{x1} \le t$, in order to change the second recording layer from the amorphous phase to the crystalline phase while the phase state of the first recording tayer is kept unchanged, the pulse generator generates the second electric current pulse which provides a temperature (T) that satisfies $T_{x2} \le T$ during a time (t) that satisfies $t_{x2} \le t < t_{x1}$, and in order to change both the first recording layer and the second recording layer from the crystalline phase to the amorphous phase, the pulse generator generates the third electric current pulse which provides a temperature equal to or higher than the higher one of the melting points of the first and second recording layers.

25

[0039] According to still another aspect of the present invention, there is provided a method for reading information from a memory, the memory including: a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature of the first recording layer. T_{x1} , and the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$, the crystallization temperature of the second recording layer, $T_{x2} < T_{x2}$, the crystallization temperature of the second recording layer, $T_{x2} < T_{x2} < T_{x2}$, the crystallization temperature of the second recording layer, $T_{x2} < T_{x2} <$ lization time of the first recording layer, tx1, and the crystallization time of the second recording layer, tx2, have the relationship $t_{x1} > t_{x2}$, and $R_{a1} + R_{a2}$, $R_{a1} + R_{a2}$, $R_{c1} + R_{a2}$, and $R_{c1} + R_{c2}$ are different from one another where the resistance value of the first recording layer in the amorphous phase is R_{a1}, the resistance value of the first recording layer in the crystalline phase is Rc1, the resistance value of the second recording tayer in the amorphous phase is Ra2, and the resistance value of the second recording layer in the crystalline phase is Re2, and the reading method including steps of: applying an electric current pulse to the first recording layer and the second recording layer; measuring a sum of the resistances of the first and second recording layers; and determining which of the four different sums of resistance values, R_{a1}+R_{a2}, R_{a1}+R_{c2}, R_{c1}+R_{c2}, and R_{c1}+R_{c2}, the measured sum of the resistance values of the first and second recording layers is equal to.

[0040] According to still another aspect of the present invention, there is provided a method for writing information in a memory, the memory including N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystaline phase and an amorphous phase which occurs

due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature T_{xx} of the m-th recording layer ($1 \le m \le N$) satisfies the relationship $T_{x1} < T_{x2} < \dots < T_{xx} - T_{xx} < T_{xx} < T_{xx} + T_{xx} < T_{xx} <$

15 [0041] According to still another aspect of the present invention, there is provided a method for reading information from a memory, the memory including N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse, wherein the crystallization temperature T_{am} of the m-th recording layer (1 = N | Satisfies the relationship 1, ≤ 12 ≤ ... < T_{em} <

[0042] Thus, the invention described herein makes possible the advantages of providing: a phase-change memory which stores multi-value information and in which writing and reading of information can be readily performed; a writing apparatus for writing information in such a phase-change memory; a reading apparatus for reading information from 5 such a phase-change memory; and writing and reading methods employed in conjunction with such a phase-change memory.

[0043] These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.

35 BRIEF DESCRIPTION OF THE DRAWINGS

[0044]

40

50

55

Figure 1 shows a structure of a writing/reading apparatus connected to a memory according to the present invention.

Figure 2 illustrates transition of the state of the memory based on the phase states of first and second recording layers.

Figure 3 shows the waveforms of electric current pulses employed to change the phase states of the two recording layers.

Figure 4 is a flowchart illustrating the method for reading information from the memory by using the writing/reading apparatus of the present invention.

Figure 5 shows an exemplary structure formed by a storage device including a plurality of memories of the present invention arranged in a matrix and an external circuit connected to the storage device.

Figure 6 shows a memory including N recording layers.

Figure 7 shows the waveforms of electric current pulses employed to change the phase states of the N recording layers.

Figure 8 is a flowchart illustrating the method for reading information from the memory by using the writing/reading apparatus of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0045] Hereinafter, embodiments of the present invention will be described with reference to the drawings.

(Embodiment 1)

5

20

45

50

55

[0046] Figure 1 shows a structure of a writing/reading apparatus connected to a memory according to the present invention. The writing/reading apparatus 12 writes information in the memory 11 or reads information from the memory

[0047] The writing/reading apparatus 12 includes a pulse generator 7 for generating an electric current pulse, a resistance measurement section 8 for measuring the resistance of the memory 11, switches 9 and 16, application section 31 for applying an electric current pulse generated by the pulse generator 7 to the memory 11, and a determination section 16 for determining the resistance value of the memory 11 measured by the resistance measurement section 8.

[0048] The memory 11 includes a substrate 1, a lower electrode 2 formed over the substrate 1, a first recording layer 3 formed over the lower electrode 2, an intermediate layer 4 formed over the first recording layer 3, a second recording layer 5 formed over the intermediate layer 4, and an upper electrode 6 formed over the second recording layer 5.

layer to formed over the intermediate layer 4, and an upper electrode to formed over the second recording layer 5 (D049). For example, as the substrate 1, a resin plate of polycarbonate or the like, a glass plate, a ceramic plate of alumina (Al₂C₃) or the like, an Si plate, metal plates of Cu or the like, etc., may be used, but the present invention is not limited to these examples. In embodiment 1, an Si substrate is used as the substrate 1. As the lower electrode 2 and the upper electrode 6, for example, a single metal material, such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or a combination thereof (alloy material) may be used. However, according to the present invention, any electrode material may be used so long as electric energy can be applied to the first recording layer 3 and the second recording layer 5 through the electrodes 2 and 6. The intermediate layer 4 is provided for preventing atoms which constitute one of the first recording layer 3 and the second recording layer 5 from diffusively moving therebetween. The intermediate layer 4 is preferably electrically conductive and may be made of a single metal material, such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or a combination thereof (alloy material). However, the material of the intermediate layer 4 is preferably electrically conductive and may be made of a single metal material such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or a combination thereof (alloy material). However, the material of the intermediate layer 4, and the upper electrode

[0050]. It should be noted that any structure for applying an electric current pulse to the first recording layer 3 and the second recording layer 5 can be employed in place of the lower electrode 2 and/or the upper electrode 6. For example, if the substrate 1 is electrically conductive, the lower electrode 2 can be omitted. Furthermore, the intermediate layer 4 may be omitted when the first recording layer 3 and the second recording layer 5 are made of such a material that atoms constitution the recording layers 3 and 50 not diffusively moves therebetween.

[0051] Furthermore, the first recording layer 3 and the second recording layer 5 are made of such a material that a reversible phase and the amorphous phase is caused by increases in temperature due to application of electric energy such as an electric pulse or the like. The material of the first recording layer 3 and the second recordinal layer 5 is selected such that the following conditions 1-3 are satisfact.

Condition 1: The crystallization temperature of the first recording layer 3, T_{xt} , and the crystallization temperature of the second recording layer 5, T_{x2} , satisfy the relationship $T_{xt} < T_{x2}$. In this specification, "crystallization temperature at which the material of a recording layer changes from the amorphous phase to the crystalline phase.

Condition 2: The crystallization time of the first recording layer 3, $t_{\rm A}$, and the crystallization time of the second recording layer 5, $t_{\rm A}$, assistive the relationship $t_{\rm A}$ > $t_{\rm A}$. In this specification, "crystallization time" means a time spent during which the material of a recording layer changes from the amorphous phase to the crystalline phase.

Condition 3: Where the resistance value of the first recording layer 3 in the amorphous phase is R_{a1} , the resistance value of the first recording layer 3 in the crystalline phase is R_{c1} , the resistance value of the second recording layer 5 in the amorphous phase is R_{c2} , and the resistance value of the second recording layer 5 in the crystalline phase is R_{c2} , $R_{a1} + R_{b2}$, $R_{a1} + R_{c2}$, and $R_{c1} + R_{b2}$ and $R_{c1} + R_{b2}$ are different from one another.

[0052] By satisfying Condition 1 and Condition 2, the phase state of the first recording layer 3 and the phase state of the second recording layer 5 each can be set to a desired state (amorphous phase or crystalline phase). Moreover, by satisfying Condition 3, four states represented by combinations of the phase state of the first recording layer 3 and

the phase state of the second recording layer 5 can be distinguishably detected. Thus, the first recording layer 3 and the second recording layer 5 of the memory 11 can store 4-value information (2 bits) corresponding to the flour state. In this structure, the phase state of each recording layer is controlled between the crystalline phase and the amorphous phase. This is easier than a stepwise control of the phase state of a single recording layer.

- [0053] The crystallization temperature $T_{1,1}$ of the first recording layer 3 is preferably $130 \le T_{1,1}$ (°C) ≤ 230 . The crystallization temperature $T_{1,2}$ of the second recording layer 5 is preferably $50 \le T_{1,2}$ (°C) ≤ 260 . The crystallization time $t_{1,2}$ of the first recording layer 3 is preferably $5 \le t_{1,1}$ (ns) ≤ 200 . The crystallization time $t_{1,2}$ of the second recording layer 5 is preferably $2 \le t_{1,1}$ (ns) ≤ 150 .
- [0054] The specific resistance r_{n_2} of the first recording layer 3 in the amorphous phase is preferably $1.0 \le r_{n_1}(\Omega \cdot cm) \le 1 \times 10^n$. The specific resistance r_{n_2} of the second recording layer 5 in the amorphous phase is preferably $2.0 \le r_{n_2}$ ($\Omega \cdot cm) \le 2 \times 10^n$. The specific resistance r_{n_2} of the first recording layer 3 in the crystalline phase is preferably $1 \times 10^{-3} \le r_{n_1}(\Omega \cdot cm) \le 1.0$. The specific resistance r_{n_2} of the second recording layer 5 in the crystalline phase is preferably $1 \times 10^{-3} \le r_{n_1}(\Omega \cdot cm) \le 1.0$.
- [0055] In embodiment 1, the melting point of the first recording layer 3, T_{mt} , and the melting point of the second recording layer 5, T_{mc} , have the relationship $T_{mr} > T_{mc}$. However, according to the present invention, these melting points T_{mr} and T_{mc} any have any relationship. In embodiment 1, the melting point T_{mr} of the first recording layer 3 and the melting point T_{mc} of the second recording layer 5 are 630°C and 550°C, respectively. According to the present invention, the melting point T_{mc} of the first recording layer 3 is preferably 400 $\le T_{mc}(^{\circ}C) \le 700$.
- 0 [0056] The first recording layer 3 includes three elements, Ge, Sb, and Te. The second recording layer 5 includes a material system represented by (Sb-Te)-M1 where M1 is at least one selected from a group consisting of Ag, In, Ge, Sn, Se, Bi, Au, andMn. In embodiment 1, the first recording layer 3 and the second recording layer 5 are Ge₈Sb₂Te₁₁ and (Sb₂Te₆₋₁A₈Ge₈, respectively.
- [0057] In embodiment 1, the crystallization temperature T_{x1} of the first recording layer 3 and the crystallization temperature T_{x2} of the second recording layer 5 are 170°C and 20°C, respectively. The crystallization time t_{x2} of the second recording layer 5 are 130 ns and 80 ns, respectively. [0058] Further, in embodiment 1, the lower electrode 2 of Pt has an area of 10 μ m × 10 μ m and a thickness of 0.1 μ m. The first recording layer 3 of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ as a rear of $Ge_x b D_x = f_x h$ and a thickness of 0.1 μ m. The upper electrode 6 of Pt has an area of $Ge_x b D_x = f_x h$ and a thickness of 0.1 μ m. The upper electrode 6 of Pt has an era of $Ge_x b D_x = f_x h$ and a thickness of 0.1 $f_x h$ in this structure, the resistance value $Ge_x = f_x h$ and $Ge_x = f_x h$ are $Ge_x = f_x h$ and $Ge_x = f_x h$ are $Ge_x = f_x h$ and $Ge_$
- the second recording layer 5 in the crystalline phase are 5 \(\Omega\$ and 10 \(\Omega\$, respectively, \)

 [1059] The memory 11 has four different states shown in Table 1 below, State 1 to State 4. States 1-4 are represented by combinations of the phase states of the first recording layer 3 and the second recording layer 5 (amorphous phase and crystalline phase). Table 1 shows the phase states of the first recording layer 3 and the second recording layer 5 and the sex ond recording layer 5 and the sex ond recording layer 5 and the sex ond recording layer 5.

[Table 1]

40

45

State of Memory 11	1st recording layer 3	2nd recording layer 5	Sum of resistances		
State 1	Amorphous	Amorphous	R _{a1} + R _{a2} (=2500 Ω)		
State 2	Crystal	Amorphous	R _{c1} + R _{a2} (=1505 Ω)		
State 3	Amorphous	Crystal	R _{a1} + R _{c2} (=1010 Ω)		
State 4	Crystal	Crystal	R _{c1} + R _{c2} (=15 Ω)		

When the first recording layer 3 and the second recording layer 5 are both in the amorphous phase (State 1), the sum of the resistance of the first recording layer 3 and the resistance of the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 is in the crystalline phase and the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 is in the crystalline phase and the resistance of the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 is in the amorphous phase and the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 is in the amorphous phase and the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 is in the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 and the resistance of the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$. When the first recording layer 3 and the resistance of the second recording layer 5 is $R_{\rm sl}$ + $R_{\rm pc}$.

[0060] Next, a procedure for producing the memory 11 (steps S1101 to S1106) is described:

5

10

15

20

- S1101: The substrate 1 is subjected to a surface treatment and then introduced into a sputtering apparatus.
- S1102: A single metal target such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or an alloy metal target of these metals is sputtered in an Ar gas atmosphere so as to form the lower electrode 2.
 - S1103: An alloy target including three elements, Ge, Sb, and Te, is sputtered in an atmosphere selected from a group consisting of an Ar gas atmosphere, a Kr gas atmosphere, a mixed gas atmosphere formed by Ar gas and reactive gas including at least one of oxygen gas and nitrogen gas, and a mixed gas atmosphere formed by Kr gas and reactive gas, so as to form the first recording layer 3 on the lower electrode 2.
 - S1104: A single metal target such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or an alloy metal target of these metals is sputtered in an Ar gas atmosphere so as to form the intermediate layer 4 on the first recording layer 3.
 - S1105: An alloy target including a material system represented by (Sb-Te)-M1 (where M1 is at least one selected from a group consisting of Ag, in, Ge, Sn, Se, Bl, Au, and Mn) is sputtered in an atmosphere selected from a group consisting of an Ar gas atmosphere, a Kr gas atmosphere, a mixed gas atmosphere formed by Ar gas and reactive gas including at least one of oxygen gas and nitrogen gas, and a mixed gas atmosphere formed by Kr gas and reactive gas, so as to form the second recording layer 5 on the intermediate layer 4.
 - S1106: A single metal target such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or an alloy metal target of these metals is sputtered in an Ar gas atmosphere so as to form the upper electrode 6 on the second recording layer 5.
- 25 [0061] In the production steps S1101 to S1106, the sputtering apparatus is used to form the lower electrode 2, the first recording layer 3, the intermediate layer 4, the second recording layer 5, and the upper electrode 6. However, according to the present Invention, any thin firm forming apparatus can be used to form these layers. In emboding the second in the surface of the Si substrate 1 is nitrided in a nitride atmosphere. In the thus-produced memory 11, an Au lead wire is bonded to each of the lower electrode 2 and the upper electrode 6. The Au lead wires are connected to the reading/writing apparatus 12 through the appointance sections 13.
 - [0062] Next, a method for writing Information in the memory 11 and a method for erasing information from the memory 11 are described. When writing Information in or erasing information from the memory 11, the switch 9 is closed and the switch 10 is opened. The pulse generator 7 generates an electric current pulse having an amplitude and with which are required to change the phase states of the first recording layer 3 and the second recording layer 5 to desired phase states. The electric current pulse generated by the pulse generator 7 is applied to the first recording layer 3 and the second recording layer 5 to through the accidation sections 1.
 - [0063] Figure 2 illustrates the transition of the state of the memory 11 based on the phase states of the first recording layer 3 and the second recording layer 5.
 - [0064] In embodiment 1, referring to Table 1 in conjunction with Figure 2, an operation which causes a transition from State 1 to State 2, an operation which causes a transition from State 1 to State 3, an operation which causes a transition from State 2 to State 3, an operation which causes a transition from State 3 to State 4, an operation which causes a transition from State 3 to State 2, an operation which causes a transition from State 4 to State 4, an operation which causes a transition from State 4 to State 4, an operation which causes a transition from State 4 to State 3 are referred to as "write" operations. On the other hand, an operation which causes a transition from State 4 to State 3 are referred to as "write" operations. On the other hand, an operation which causes a transition from State 2 to State 3, an operation which causes a transition from State 3 to State 5, an operation which causes a transition from State 4 to State 1, an operation which causes a transition from State 5 to State 1, an operation which causes a transition from State 5 to State 1, an operation which causes a transition from State 5 to State 1, an operation which causes a transition from State 5 to State 1, an operation which causes a transition from State 5 to State 1, an operation which causes a transition from State 5 to State 5, and state 5 to State 5, and 5 to State
- [0065] Hereinafter, steps of writing information in and/or erasing information from the memory 11 are described with reference to Figure 2:
 - Step S1: When State 1 is changed to State 2 or when State 3 is changed to State 4, i.e., when the first recording layer 3 is changed from the amorphous phase to the crystalline phase while the phase state of the second recording layer 5 is kept unchanged, the pulse generator $\Gamma(pigur 4)$ generates a first electric current pulse, which is applied to the first recording layer 3 and the second recording layer 5 through the application sections 13 (Figure 1). The first electric current pulse provides a temperature (T) which satisfies $T_{r_1} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_1} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_1} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_1} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_1} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_1} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T < T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a time (t) which satisfies $T_{r_2} \le T_{r_2}$ during a ti

Slep S2: When State 1 is changed to State 3 or when State 2 is changed to State 4, i.e., when the phase state of the first recording layer 3 is kept unchanged while the second recording layer 5 is changed from the amorphous phase to the crystalline phase, the pulse generator 7 generates a second electric current pulse, which is applied to the first recording layer 3 and the second recording layer 5 through the application sections 13. The second electric current pulse provides a temperature (T) which staffset 5, 5 t cfuring a time (I) which staffset 5 t cfuring a time (I) which staffset 5 t cfuring a time (I) which staffset 5 t cfuring a time (

Slep S3. When State 4 is changed to State 1, i.e., when the first recording layer 3 and the second recording layer 5 are both changed from the crystalline phase to the amorphous phase, the pulse generator 7 generates a hird electric current pulse, which is applied to the first recording layer 3 and the second recording layer 5 through the application sections 13. The third electric current pulse provides a temperature which is equal to or higher than the higher one of the melting points of the recording layers 3 and 5.

Step SS: When the melting point T_{m1} of the first recording layer 3 and the melting point T_{m2} of the second recording layer 3 have the relationship $T_{m1} > T_{m2}$, and State 4 is changed to State 2, i.e., when the phase state of the first recording layer 3 is kepl at the crystalline phase while the second recording layer 5 is changed from the crystalline phase to the amorphous phase, the pulse generator 7 generates a fifth electric current pulse, which is applied to the first recording layer 3 and the second recording layer 5 and topol the application sections 13. The fifth electric current pulse provides a temperature (T) which satisfies $T_{m2} \le T < T_{m1}$. It should be noted that Step SS is not indispensable because Step SS can be substituted by sequentially performing Step S3 and Step S1. Since Step S5 is not indispensable, a transition of the state of the memory 11 which corresponds to Step SS is represented by a broken arrow in Figure 2. Alternatively, when the melting point T_{m1} of the first recording layer 3 and the melting point T_{m2} of the second recording layer 5 have the relationship $T_{m1} < T_{m2}$, the fifth electric current pulse which provides a temperature (T) that satisfies $T_{m1} \le T < T_{m2}$ is applied to the first recording layer 3 and the second recording layer 5, whereby a transition from State 4 to State 3 can be achieved.

[0066] With Steps S1 to S3, the phase states of the first recording layer 3 and the second recording layer 5 can be changed such that one of States 1.4 is changed to another. For example, when State 2 is changed to State 1.5 leps S2 and Step S3 are performed. When State 3 is changed to State 1, Step S1 and Step S3 are performed. When State 4 is changed to State 5, Step S4 and Step S3 are performed. When State 2 is changed to State 3, Step S4 and then Step S2 are performed. When State 3 is changed to State 5, Step S1, Step S3, and then Step S1 are performed. When State 4 is changed to State 3, Step S3 and then Step S2 are performed. When State 4 is changed to State 3, Step S3 and then Step S2 are performed.

[0067] When current phase states of the first recording layer 3 and the second recording layer 5 are known, the phase states of the recording layers 3 and 5 can be changed to desired phase states states by a combination of the above steps. The current phase states (initial states) of the recording layers 3 and 5 can be identified by a reading method which will be described later with reference to Figure 4.1 is should be noted that, by sequentially performing Step 52 and Step 51 or Step 51 and Step 52, the phase states of the recording layers 3 and 5 are changed such that the state of the memory 11 is changed from any state to State 4. Thus-achieved State 4 may be used as the initial state for the anging the phase states of the recording layers 3 and 51 obtained phase states with such an arrangement, the reading operation can be omitted because it is not necessary to identify the current phase states of the recording layers 3 and 51 owever, the initial state of the memory 11 is not limited to State 4.

[0068] Next, the waveform of an electric current pulse which is used to change the phase states of the recording layers 3 and 5 is described.

[0069] Figure 3 shows the waveforms of electric current pulses employed to change the phase states of the two recording layers. The pulse generator 7 shown in Figure 1 can generate electric current pulses having various pulse amplitudes (value of applied current) and various pulse widths (application time of current).

55 First electric current pulse 21:

5

20

25

30

25

[0070] As described above with reference to Figure 2, by applying the first electric current pulse 21 to the first recording layer 3 and the second recording layer 5, State 1 is changed to State 2 or State 3 is changed to State 4. When

the first electric current pulse 21 is applied to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which satisfies $T_{\tau_i} \le T \in T_{\tau_i}$ during a time (t) which satisfies $T_{\tau_i} \le T \in T_{\tau_i}$ during a time (t) which satisfies $T_{\tau_i} \le T \in T_{\tau_i}$ during a time (t) which satisfies $T_{\tau_i} \le T \in T_{\tau_i}$ during a time (t) and 150 ns, respectively. According to the present invention, the pulse amplitude T_{τ_i} is preferably 0.02 $T_{\tau_i} = T_{\tau_i} = T_$

[0071] In this way, the first electric current pulse 21, which provides a temperature (T) that satisfies T_{x1} ≤ T < T_{x2} during a time (I) that satisfies t_{x1} ≤ I, is applied to the first recording layer 3 and the second recording layer 5, whereby the first recording layer 3 is changed from the amorphous phase to the crystalline phase while the phase state of the second recording layer 5 is kept unchanged.

15 Second electric current pulse 22:

[0072] As described above with reference to Figure 2, by applying the second electric current pulse 22 to the first recording layer 3 and the second recording layer 5, State 1 is changed to State 4. When the second electric current pulse 22 is applied to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which satisfies T_{x2} ≤ T during a time (t) which satisfies T_{x2} ≤ T during a time (t) which satisfies T_{x2} ≤ 1 < t_{T1}, in embodiment 1, the pulse amplitude |_{x2} and the pulse width t_{x2} of the second electric current pulse 22 are set to 4 mA and 100 ns, respectively. According to the present invention, the pulse amplitude |_{x2} is preferably 0.05 < t_{x2} (mA) ≤ 20, and the pulse width t_{x2} is preferably ≤ 1, (ns) ≤ 150. When the second electric current pulse 22 is applied to the first recording layer 3 and the second recording layer 5, the crystallization temperature (T_{x2}) and the crystallization time (t_{x2}) are achieved so that a current phase state of the first recording layer 3 menains unchanged, while the second recording layer 5 changes from the amorphous chase to the crystallization temperature (T_{x2}) and the crystalliza

[0073] In this way, the second electric current pulse 22, which provides a temperature (7) that satisfies T₂≤ T during a time (1) that satisfies T₂≤ 1 t₂≤ T during a time (1) that satisfies T₂≤ 1 t₂≤ 1 during a time (1) that satisfies T₂≤ 1 t₂≤ 1 satisfies the satisfies t₂≤ 1 t₂≤ 1 satisfies the satisfies that satisfies t₂≤ 1 t₂≤ 1 satisfies the satisfies that satisfies the satisfies the satisfies the satisfies the satisfies that satisfies the s

Third electric current pulse 23:

- Sign 2074] As described above with reference to Figure 2, by applying the third electric current pulse 23 to the first recording layer 3 and the second recording layer 5, State 4 is changed to State 1. When the third electric current pulse 23 is applied to the first recording layer 3 and the second recording layer 3, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which is equal to or higher than the higher one of the metting points of the recording layers 3 and 5 in embodiment 1, the pulse amplitude lay and the pulse width lay of the third electric current pulse 23 are set to 50 mA and 50 ns, respectively. According to the present invention, the pulse amplitude lay is preferably (5 layers 200, and the pulse width lay is preferably 1 s layers 3 to 0. When the third electric current pulse 23 is applied to the first recording layer 3 and the second recording layer 5, in each of the recording layers 3 and 5, the higher one of the melting points of the recording layers 3 and 5 is mentioned as a result, both the recording layers and 5 are melted and then quenched, and as a result, both the recording layers and 5 are melted and then quenched, and as a result, both the recording layers and 5 are melted and then quenched, and as a result, both the recording layers 3 and 5 is mentioned by the pulse application of the pulse and by the pulse and b
- 9075 In this way, the third electric current pulse 23, which provides a temperature equal to or higher than the higher one of the melting points of the recording layers 3 and 5, is applied to the first recording layer 3 and the second recording layer 5, whereby the first recording layer 3 and the second recording layer 5 are changed from the crystalline phase to the amorphous phase.
- [0076] The first to third electric current pulses 21-23 are indispensable when writing information by using the writing/
 reading apparatus 12. By combinations of the first to third electric current pulses 21-23, the state of the memory 11
 can be changed from any current state to any other state.

Fourth electric current pulse 24:

[0077] As described above with reference to Figure 2, by applying the fourth electric current pulse 24 to the first recording layer 3 and the second recording layer 5, State 1 is changed to State 4. When the fourth electric recording layer 3 and provided in the first recording layer 3 and provided in the first recording layer 3 and 5 is increased to a temperature of both the recording layer 3 and 5 is increased to a temperature of 1) which satisfies $1_{2,2} \le 1$ during a time (1) which satisfies $1_{1,2} \le 1$. The pulse amplitude of the fourth electric current pulse 24, $1_{12,2}$ is equal to the pulse amplitude $1_{1,2}$ of the first electric current pulse 22. The pulse width $1_{1,2}$ of the first electric current pulse 22 are set to 4 mA ($1_{1,2}$) and 150 ins ($1_{1,1}$), respectively. According to the present invention, the pulse amplitude $1_{1,2}$ is preferably 5 $1_{1,2}$ insequal by 0.55 $1_{1,2}$ (many 1) 20, and 150 ins ($1_{1,1}$), respectively. According to the present invention, the pulse amplitude $1_{1,2}$ is preferably 5 $1_{1,2}$ (may 1) 0.55 $1_{1,2}$ (may 1) 20, and 150 insequence $1_{1,2}$ is preferably 5 $1_{1,2}$ (may 1) 5, in both the first recording layer 3 and the second recording layer 5, in both the first recording layer 3 and the second recording layer 5, in both the first recording layer 5, and the conditional passes.

[0078] In this way, the fourth electric current pulse 24, which provides a temperature (T) that satisfies $T_{a2} \le T$ during a time (t) that satisfies $t_{a1} \le t$, is applied to the first recording layer 3 and the second recording layer 5, whereby both the first recording layer 3 and the second recording layer 5 changes from the amorphous phase to the crystalline phase. [0079] As described above, the fourth electric current pulse 24 is not indispensable because the fourth electric current pulse 24 can be substituted by application of the first electric current pulse 21 and the second electric current pulse 22. However, the fourth electric current pulse 24 can change the state of the memory 11 from State 1 to State 4 more quickly as compared with a case where the first electric current pulse 21 and the second electric current pulse 22 (or the second electric current pulse 21 and the second electric current pulse 22 or the first electric current pulse 21 are seventially applied to the memory 11.

Fifth electric current pulse 25:

[0080] As described above with reference to Figure 2, by applying the fifth electric current pulse 25 to the first recording layer 3 and the second recording layer 5 where the melting point $T_{n,0}$ of the first recording layer 3 and the second recording layer 5 have the relationship $T_{n,1} > T_{n,0}$. State 4 is changed to State 2. When the fifth electric current pulse 25 is applied to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (1) which satisfies $T_{n,0} \le T < T_{n+1}$ in embodiment 1, the pulse amplitude $I_{n,2}$ and the pulse width $I_{n,2}$ of the fifth electric current pulse 25 are set to 30 mA and 50 ns, respectively. According to the present invention, the pulse amplitude $I_{n,2}$ is preferably $0.05 \le I_{n,2}(mA) \le 160$, and the pulse width $I_{n,2}$ is preferably $1.5 \le I_{n,2}(mA) \le 160$. When the fifth electric current pulse 25 is applied to the first recording layer 3 in ont reached, but the melting point of the first recording layer 5, the melting point of the first recording layer 3 is not reached, but the melting point of the first recording layer 3 is not reached, but the melting point of the second recording layer 5 (in embodiment $1.T_{n,2} < 550 < 50$) is eached or exceeded. Accordingly, the phase state of the first recording layer 3 is kept at the crystalline phase, while only the second recording layer 5 is melted and then quenched so as to change from the crystalline phase to the amorphous phase. It should be noted that in the case where the melting point $T_{n,0}$ of the first recording layer 3 and the melting point $T_{n,0}$ of the second recording layer 5 have the relationship $T_{n,1} < T_{n,2}$, the fifth electric current pulse 25 is used to change 8 state 4 to 5 tate 3.

[0081] In this way, in the case where the melting point T_{m_0} of the first recording layer 3 and the melting point T_{m_0} of the second recording layer 5 have the nealloan bill T_{m_0} . The fifth electric current pulse 25, which provides a temperature that is equal to or higher than the lower one of the melting points T_{m_0} and T_{m_0} and that is lower than the higher one of the melting points T_{m_0} and T_{m_0} as a point of the melting points T_{m_0} and T_{m_0} as a point of the second recording layer T_{m_0} and the second recording layer T_{m_0} and T_{m_0} is a point T_{m_0} and T_{m_0} are the second recording layer T_{m_0} and T_{m_0} is a point T_{m_0} and T_{m_0} are T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} are T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} are T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} are T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} are T_{m_0} are T_{m_0} are T_{m_0} are T_{m_0} and T_{m_0} are T_{m_0} are

[0082] As described above, the fifth electric current pulse 25 is useful when the melting point T_{m1} of the first recording layer 3 is different from the melting point T_{m2} of the second recording layer 5, but is not indispensable because the fifth electric current pulse 25 can be substituted by application of the third electric current pulse 23 and the first electric current pulse 21. However, the fifth electric current pulse 25 can change the state of the memory 11 from State 4 to State 2 or State 3 more quickly as compared with a case where the third electric current pulse 23 and the first electric current pulse 21 are sequentially applied to the memory 11.

55 [0083] Next, electric current pulses 26-33 which are formed by combining at least two of the first to fifth electric current pulses 21-25 are described with reference to Figure 3 in conjunction with Figure 2.

Electric current pulse 26:

[0084] The electric current pulse 26 is formed by combining the third electric current pulse 23 and the first electric current pulse 27. The electric current pulse 26 can be used in place of the fifth electric current pulse 25 in order to change State 4 to State 2. By applying the electric current pulse 26 to the first recording layer 3 and the second recording layer 5, the temperature (T) of each of the recording layers 3 and 5 is increased so as to reach or exceed the higher one of the melting points of the recording layers 3 and 5, and accordingly, the first recording layer 5 are the first recording layer 3 and the second recording layer 5 are pulsed. The reaffer, the first recording layer 3 and the second recording layer 5 are quenched so that the temperature (T) of each of the recording layers 3 and 5 is decreased so as to satisfy $T_{x,z} = T < T_{x,z}$. The electric current pulse 26 is applied during a time (t) which satisfies $t_x < t$ As shown in Figure 3, the electric current pulse 26 first exhibits the amplitude t_x (in embodiment 1, $t_x = 50$ mA) and then the amplitude t_x (in embodiment 1, $t_x = 50$ mA) and then the amplitude t_x (in embodiment 1, $t_x = 50$ mA).

[0085] As described above, the electric current pulse 26 is not indispensable because it can be substituted by the fifth electric current pulse 25. However, the electric current pulse 26 can change the state of the memory 11 from State 4 to State 2 even if the melting point of the first recording layer 3 is equal to that of the second recording layer 5, which cannot be achieved by the fifth electric current pulse 25.

[0086] When the electric current pulse 26, which first provides a temperature equal to or higher than the higher one of the melting points of the recording layers 3 and 5 and then a temperature (T) that satisfies $T_{x,t} \le T < T_{x,t} \ge turing a time (t) that satisfies <math>T_{x,t} \le T < T_{x,t} \ge turing a time (t) that satisfies <math>T_{x,t} \le T < T_{x,t} \ge T < T_{x,t}$

Electric current pulse 27:

[0087] The electric current pulse 27 is formed by combining the third electric current pulse 23 and the second electric current pulse 22. The electric current pulse 27 can be used to change State 4 to State 3. By applying the electric current pulse 27 to the first recording layer 3 and the second recording layer 5, the temperature (T) of each of the recording layers 3 and 5 is increased so as to reach or exceed the higher one of the melting points of the recording layers 3 and 5, and accordingly, the first recording layer 3 and the second recording layer 5 are melted. Thereafter, the first recording layer 3 and the second recording layer 5 are quenched so that the temperature (T) of each of the recording layers 3 and 5 is decreased so as to satisfy T_{x2} ≤ T. The electric current pulse 27 is applied during a time (t) which satisfies t_{x2} ≤ t < t_{x1}. As shown in Figure 3, the electric current pulse 27 first exhibits the amplitude l_{s1} and then the amplitude l_{s2} (in embodiment 1, I_{c2}=4 mA). The electric current pulse 27 has a pulse width t_{c2} in total (in embodiment 1, t_{c2}=100 ns). [0088] When the electric current pulse 27, which first provides a temperature equal to or higher than the higher one of the melting points of the recording layers 3 and 5 and then a temperature (T) that satisfies T_{x2} ≤ T during a time (t) that satisfies $t_{x2} \le t < t_{x1}$ in total, is applied to the first recording layer 3 and the second recording layer 5, the first recording layer 3 and the second recording layer 5 are first changed from the crystalline phase to the amorphous phase, and then, the first recording layer 3 is kept at the amorphous phase while the second recording layer 5 is changed from the amorphous phase to the crystalline phase. That is, when the electric current pulse 27 is applied to the memory 11, the state of the memory 11 is changed from State 4 through State 1 to State 3.

Electric current pulse 28:

45

[0089] The electric current pulse 28 is formed by combining the first electric current pulse 21 and the third electric current pulse 22. The electric current pulse 28 can be used to change State 3 to State 1. By applying the electric current pulse 28 to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ during a time (1) which satisfies $T_{1.1} \le T < T_{2.2}$ and then mediting points of the recording layers 3 and 5. As shown in Figure 3, the electric current pulse 28 first exhibits the amplitude $T_{1.1} \le T < T_{2.2} \le T_{1.2} \le T_$

[0090] When the electric current pulse 28, which first provides a temperature (T) that satisfies $T_{x1} \le T < T_{x2}$ during a time (t) that satisfies $t_{x1} \le 1$ and then provides a temperature equal to or higher than the higher one of the melting points of the recording layer 3 and 5, is applied to the first recording layer 3 and the second recording layer 5, the first recording layer 3 is changed from the amorphous phase to the crystalline phase while the second recording layer 5 are changed from the crystalline phase, and then, both the first recording layer 3 and the second recording layer 5 are changed from the crystalline phase when the second recording layer 5 are changed from the crystalline phase to the amorphous phase. That is, when the electric current pulse 28 is applied to the memory

11, the state of the memory 11 is changed from State 3 through State 4 to State 1.

Electric current pulse 29:

- 9 [0991] The electric current pulse 29 is formed by combining the second electric current pulse 22 and the third electric current pulse 25 are the current pulse 25 can be used to change State 2 to State 1. By applying the electric current pulse 29 to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which satisfies T_{1/2} 5. T during a time (I) which satisfies T_{1/2} 5. T during a time (I) which satisfies I_{1/2} 5. T durin
 - 10932 When the electric current pulse 29, which first provides a temperature (T) which satisfies $T_{x,2} \le T$ during a time (t) which satisfies $t_{x,2} \le 1 < t_{x,1}$ and then provides a temperature equal to be righter than the higher one of the melting points of the recording layer 3 and 5, is applied to the first recording layer 3 and the second recording layer 5, the first recording layer 3 is kept at the crystalline phase while the second recording layer 5 is changed from the amorphous phase to the crystalline phase, and then, both the first recording layer 3 and the second recording layer 5 are changed from the crystalline phase to the crystalline phase. In the crystalline phase to the crystalline phase to the state of the crystalline phase to the state of the crystalline phase to the state of the crystalline phase to the crystalline phase to the state of the crystalline phase to the crystalline phase to the state of the crystalline phase to the crystalline phase to the state of the crystalline phase to the crystalline pha

20 Electric current pulse 30:

- [0933] The electric current pulse 30 is formed by combining the fourth electric current pulse 24 and the third electric current pulse 25. The electric current pulse 30 can be used to change State 2 or State 3 to State 1. The electric current pulse 30 can be used on be used in place of the electric current pulse 28 or the electric current pulse 28 by applying the electric current pulse 30 to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to temperature (1) which satisfies $\tau_{1,2} \le \tau_1$ during at lime (1) which satisfies $\tau_{1,1} \le \tau_1$ and then further increased so as to reach or exceed the higher one of the melting points of the recording layers 3 and 5. As shown in Figure 3, the electric current pulse 30 first exhibits the amplitude $t_{1,2}$ with the pulse width $t_{2,1}$ and then the amplitude $t_{1,2}$ with the pulse width $t_{2,1}$
- 20 [0094] When the electric current pulse 30, which first provides a temperature (T) which satisfies T_{x2} ≤ T during a time (t) which satisfies t_{x1} ≤ 1 and then provides a temperature equal to or higher than the higher one of the melting points of the recording layer 3 and 5, is applied to the first recording layer 3 and the second recording layer 5, both the first recording layer 3 and the second recording layer 5 are be changed to the crystalline phase regardless of which phase (crystalline phase or amorphous phase) each of the recording layers 3 and 5 is in, and then, both the first recording layer 3 and the second recording layer 3 are changed from the crystalline phase to the amorphous phase. That is, when the electric current pulse 30 is applied to the memory 11, the state of the memory 11 is changed from State 2 or State 3 through State 4 to State 1.

Electric current pulse 31:

45

- [0095] The electric current pulse 31 is formed by combining the second electric current pulse 22 and the electric current pulse 27 (a combination of the third electric current pulse 23 and the second electric current pulse 31 can be used to charge State 2 to State 3. By applying the electric current pulse 31 to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which satisfies $T_{c_2} \le T < T_{c_3}$, the temperature of both the recording layers 3 and 5 so its the first recording layer 3 and the second recording layers 3 and 5 so that the first recording layer 3 and the second recording layer 3 and 5 so that the first recording layer 3 and the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second recording layer 3 and 5 so that 5 so the second layer 3 and 5 so that 5
- [0096] When the electric current pulse 31, which first provides a temperature (T) which satisfies T₂₂ ≤ T during a time (b) which satisfies L₂₂ ≤ 1 during a time (b) which satisfies L₂₂ ≤ 1 ct₁, and thereafter, during a time (b) which satisfies T₂₂ ≤ T during as temperature equal to or higher than the higher one of the melting points of the recording layers 3 and 5 and then provides a temperature (T) which satisfies T₂₂ ≤ T, is applied to the first recording layer 3 and the second recording layer 5 is chapsed from the amorphous phase to the crystalline phase, and then, both the first recording layer 5 is chapsed from the amorphous phase to the emorphous phase to the e

amorphous phase while the second recording layer 5 is changed from the amorphous phase to the crystalline phase. This, when the electric current plues 31 is applied to the memory 11, the state of the memory 11 is changed from State 2 through State 4 and State 1 to State 3.

Electric current pulse 32:

[0097] The electric current pulse 32 is formed by combining the first electric current pulse 21 and the fifth electric current pulse 32 to a he used to change State 3 to State 2. By applying the electric current pulse 32 to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,1} \le T < T_{1,2}$ during a time (I) which satisfies $T_{1,2} \le T_{1,2} \le T_{1,2}$ during a time (I) which satisfies $T_{1,2} \le T_{1,2} \le T_{1,2} \le T_{1,2}$ during a time (I) which satisfies $T_{1,2} \le T_{1,2} \le T$

[0088] When the electric current pulse 32, which first provides a temperature (1) that satisfies $T_{x,1} \le T < T_{x,2}$ during a time (1) that satisfies $t_{x,1} \le T < T_{x,2}$ during a time (1) that satisfies $t_{x,1} \le T < T_{x,2}$ during a time (1) that satisfies $t_{x,1} \le T < T_{x,2}$ during a time (1) that satisfies $t_{x,1} \le T < T_{x,2}$ during a size ording layer 5, the first recording layer 3 is changed from the amorphous phase to the crystalline phases while the second recording layer 5 is kept at the crystalline phases while the second recording layer 5 is changed from the crystalline phase in the amorphous phase. That is, when the electric current pulse 32 is applied to the memory 11, the state of the memory 11 is changed from State 3 through State 4 to State 5.

Electric current pulse 33:

[0099] The electric current pulse 33 is formed by combining the first electric current pulse 21 and the electric current pulse 26 (a combination of the third electric current pulse 23 and the first electric current pulse 21). The electric current pulse 33 can be used in place of the electric current pulse 32 to change State 3 to State 2. By applying the electric current pulse 33 to the first recording layer 3 and the second recording layer 5, the temperature of both the recording layers 3 and 5 is increased to a temperature (T) which satisfies T_{x1} ≤ T < T_{x2} during a time (t) which satisfies t_{x1} ≤ t. Thereafter, during a time (t) which satisfies t_{r,1} ≤ t, the temperature of both the recording layers 3 and 5 is increased so as to reach or exceed the higher one of the melting points of the recording layers 3 and 5; and then, the first recording layer 3 and the second recording layer 5 are quenched so that the temperature (T) of each of the recording layers 3 and 5 is decreased so as to satisfy T_{v1} ≤ T < T_{v2}. As shown in Figure 3, the electric current pulse 33 first exhibits the amplitude I_{c1} with the pulse width t_{c1}, and then exhibits the amplitude I_{a1} plus the amplitude I_{c1} with the pulse width t_{c1}. [0100] When the electric current pulse 33, which first provides a temperature (T) which satisfies T_{x1} ≤ T < T_{x2} during a time (t) which satisfies t, 1 ≤ t, and then, during a time (t) which satisfies t, 1 ≤ t, provides a temperature equal to or higher than the higher one of the melting points of the recording layers 3 and 5 and thereafter provides a temperature (T) which satisfies T_{x1} ≤ T < T_{x2}, is applied to the first recording layer 3 and the second recording layer 5, the first recording layer 3 is changed from the amorphous phase to the crystalline phase while the second recording layer 5 is kept at the crystalline phase, and then, both the first recording layer 3 and the second recording layer 5 are changed from the crystalline phase to the amorphous phase, and thereafter, the first recording layer 3 is changed from the amorphous phase to the crystalline phase while the second recording layer 5 is kept at the amorphous phase. That Is, when the electric current pulse 33 is applied to the memory 11, the state of the memory 11 is changed from State 3 through State 4 and State 1 to State 2.

[0101] When one of the electric current pulses 28-33 is applied to the memory 11, the state of the memory 11 always changes to State 4 for a while before it finally reaches a desired state. Such an arrangement is adopted because, when one of the first recording layer 3 and the second recording layer 5 is in the amorphous phase (high resistive state), a large part of electric energy of an applied electric current pulse is consumed by the amorphous-phase recording layer, and in such a case, it is impossible to apply to the other crystalline phase recording layer effective energy such that the phase state of only the crystalline phase recording layer (low resistive state) can be changed to the amorphous phase. Thus, the electric current pulses 28-33 are designed such that the phase states of the both recording layers are first changed to the crystalline phase, and then changed to the amorphous phase.

[0102] The writing/reading apparatus 12 (Figure 1) of the present invention uses three types of electric current pulses and combinations thereof to control the phase states of the first recording layer 3 and the second recording layer 3 between the crystalline phase and the amorphous phase such that the phase state of each of the recording layers 3 and 5 is changed from any phase state to a desired phase state.

[0103] Next, a method for reading information from the memory 11 is described with reference to Figure 1. When information is read from the memory 11, the switch 10 is closed so that the writing/reading appearatus 12 is connected to the memory 11 through the application sections 13. The resistance measurement section 8 applies an electric content.

pulse I, to the first recording layer 3 and the second recording layer 5 and detects the resistance value of the recording layers 3 and 5 (the sum of the resistance value of the first recording layer 3 and the resistance value of the second recording layer 5 based on a potential difference caused between the lower electrode 2 and the upper electrode 6. The electric current pulse I, may be generated by the pulse generator 7 in place of the resistance measurement section.

In this case, the switch 9 is closed. The electric current pulse I, has an amplitude and pulse width having a size such
that a phase change is not caused in the first recording layer 3 and the second recording layer 5. The electric current
pulse I, is preferably I₍mA) ≤ 0.02.

[0104] Figure 4 is a flowchart illustrating the method for reading information from the memory 11 by using the writing/ reading apparatus L20 of the present invention. Hereinafter, steps of the method for reading information from the memory 11 are described with reference to Figure 4 in conjunction with Figure 1:

Step S401: The electric current pulse I_r is applied to the first recording layer 3 and the second recording layer 5 through the application sections 13.

Step S402: The resistance measurement section 8 measures the sum of the resistance values of the first recording layer 3 and the second recording layer 5.

Step S403: The determination section 16 determines which of States 1-4 the measured sum of the resistance values corresponds to.

Through these steps, information is read from the memory 11.

[0.195] In the examples illustrated in Figures 2 and 4, the writing/reading apparatus 12 has both the writing function and the reading function. However, according to the present invention, the apparatus 12 may have only one of the writing (and erasing) function and the reading function. In the case where the apparatus 12 performs only a writing (and erasing) operation, the resistance measurement section 8 and the determination section 16 may be omitted from the apparatus 12. In this case, the apparatus 12 an apparatus to rwiting information in (or erasing information from) the memory 11. In the case where the apparatus 12 performs only a reading operation, the pulse generator 7 may be omitted from the apparatus 12. Purthermore, the switches 9 and 10 for switching between the writing (and erasing) function and the reading function may be manually operated. Alternatively, a control section for controlling the switches 9 and 10 based on a command externally supposed from the quisting of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fame he provided without the control of the apparatus 12 fam

[0106] In the example illustrated in Figure 1, only a single memory 11 is employed. However, a memory structure including a plurality of memories 11 arranged in a matrix is within the scope of the present invention.

[0107] Figure 5 shows an exemplary structure formed by a storage device including a plurality of memories of the present invention arranged in a matrix and an external circuit connected to the storage device. Like elements are indicated by like reference numerals used in Figure 1, and detailed descriptions thereof are omitted.

[0108] The external circuit 54 includes a pulse generator 7, a resistance measurement section 8, switches 9 and 10, a determination section 16, and a control section 51. The storage section 58 includes application sections 13 having a row decoder and a column decoder, bit lines 52, word lines 53, and a memory array 55 formed by a plurality of memories 11.

[0109] The control section 51 supplies control information indicating which of a writing operation and a reading operation is to be performed, such as a command or the like, to the pulse generator 7 and the resistance measurement section 8 through a line 56. Based on the control information received from the control section 51, the pulse generator 7 and the resistance measurement section 8 open or close the switches 9 and 10, respectively, so as to perform a writing operatipn or a reading operation. Furthermore, the control section 51 supplies to the application sections 13 through a line 57 address information indicating which memory 11 in the memory array 55 an electric current pulse is to be applied.

[0110] The row decoder and the column decoder of the application sections 13 respectively select a word line 53 and a bit line 52 corresponding to a memory 11 designated by the received address information. Then, an electric current pulse is applied to the designated memory 11 so as to write information in or read information from the designated memory 11.

[0111] A plurality of memories 11 each having a structure shown in Figure 1 may be arranged in a matrix as shown in Figure 5, whereby the capacity of the storage device can be increased.

(Embodiment 2)

15

20

45

[0112] In embodiment 1, the memory 11 includes two recording layers. However, according to the present invention, the number of the recording layers included in a single memory is not limited to 2. In embodiment 2, a memory including N recording layers (N is a natural number oreater than 2 (N>2) is described.

- [0113] Figure 6 shows a memory 60 including N recording layers 62. Like elements are indicated by like reference numerals used in Figure 1, and detailed descriptions thereof are omitted. The memory 60 includes a substrate 1, 1st to (N-1)th intermediate layers 61, the N recording layers 62, and an upper electrode 6.
- [0114] The 1st to (N-1)th intermediate layers 61 are provided for the same reason as for the intermediate layer 4 of Figure 1, i.e., provided for preventing atoms which constitute one of the N recording layers 62 from being diffusively moving therebetween. Preferably, the 1st to (N-1)th intermediate layers 61 are electrically conductive, and are made of a single metal material, such as Al, Au, Ag, Cu, Pt, Ti, W, etc., or a combination thereof (alloy material). However, the material of the intermediate layers 61 is not limited to these materials.
- [0115] It should be noted that any structure for applying an electric current pulse to the N recording layers 62 can be employed in place of the lower electrode 2 and/or the upper electrode 6. For example, if the substrate 1 is electrically conductive, the lower electrode 2 can be omitted. Furthermore, the intermediate layer 4 may be omitted when the N recording layers 62 are made of such a material that atoms constituting the N recording layers 62 do not diffusively move therebetween.
- [0116] The N recording layers 62 are made of such a material that a reversible phase change between the crystalline phase and the amorphous phase is caused by increases in temperature due to application of electric energy such as an electric pulse or the like. The material of N recording layers 62 is selected such that the following conditions 1-3 are satisfied:
 - Condition 1: The crystallization temperature of the m-th recording layer ($1 \le m \le N$) among the N recording layers 62, T_{xm} , satisfies the relationship $T_{x1} < T_{x2} < ... < T_{xm-1} < T_{xm} < T_{xm+1} < ... < T_{xN}$.

20

from the memory 60.

- Condition 2: The crystallization time of the m-th recording layer ($1 \le m \le N$) among the N recording layers 62, t_{xm} , satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xN}$.
- 25 Condition 3: The resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2th values.
- [0117] By satisfying Condition 1 and Condition 2, the phase state of each of the N recording layers 62 can be set to a desired state (amorphous phase or crystalline phase). Moreover, by satisfying Condition 3, 2% states represented by combinations of the phase states of the N recording layers 62 can be distinguishably defected. Thus, the N recording layers 62 of the memory 66 can store 2%-value information (N bits) corresponding to the 2% states. In this structure, the phase state of each recording layer is controlled between the crystalline phase and the amorphous phase. This is easier than a stepwise control of the phase state of a single recording layer.
- 30 [0118] The memory 60 having such a structure can be used in place of the memory 11 shown in Figure 1. The writing/ reading apparatus 12 shown in Figure 1 can be used to write information in or read information from the memory 60. [0119] In the memory 60 having the above structure, each of the N recording layers 62 is in any one of the amorphous phase and the crystalline phase, whereby the state of the memory 60 can be one of the 2" states which are expressed by combinations of the phase states of the N recording layers 62. In embodiment 2, "State 1" means a state where all of the N recording layers 62 are in the amorphous phase. "State 2" means a state where all of the N recording layers 62 are in the orgatalline phase. An operation which causes a transition from State 1 to any one of State 2 to State 2" is referred to as a "write" operation. On the other hand, an operation which causes a transition from any one of State 2 to State 2" to State 2"
 - [0120] Next, a method for writing information in the memory 60 and a method for erasing information from the memory 60 are described with reference to the writing/reading apparatus 12 shown in Figure 1 (assuming that the memory 11 shown in Figure 1 is substituted by the memory 60 of Figure 6).
- [0121] When writing information in or erasing information from the memory 60, the switch 9 is closed and the switch 10 is opened. The pulse generator 7 generates an electric current pulse having an amplitude and width which are required to change the phase states of the N recording layers 62 to destred phase states. The electric current pulse generated by the pulse generator 7 is applied to the N recording layers 62 of the memory 60 through the application sections 13.
- [0122] Figure 7 shows the waveforms of electric current pulses employed to change the phase states of the N recording layers 62.

Electric current pulse (crystallization pulse) 70:

[0123] The crystallization pulse 70 is employed in order to change only the m-th-recording layer (1 \le m \le N) from the amorphous phase to the crystallinaline phase. The crystallization pulse 70 is provided for each of the N recording layers 62. When the crystallization pulse 70 is applied to the N recording layers 62, the temperature of all the N recording layers 62 is increased to a temperature (T_s) which satisfies $T_m \le T_x \le T_{s(m+1)}$, during a time (t,) which satisfies $T_m \le T_s \le T_{s(m+1)}$. By applying the crystallization pulse 70 having an amplitude T_m and pulse with T_m on the N recording layers 62, only in the m-th-recording layer, the crystallization temperature (T_m) and the crystallization time (T_m) are achieved so that only the m-th recording layer changes from the amorphous phase to the crystallization plane.

[0124] Thus, by applying the crystallization pulse 70, which provides a temperature (T_i) that satisfies $T_{am} \le T_i < T_{a(m+1)}$ during a time (t_i) that satisfies $t_{am} \le T_i < T_{a(m+1)}$ to the N recording layers 62 through the application sections 13, only the m-th recording layer is changed from the amorphous phase to the crystalline phase while the phase satisties of the other recording layers are kept unchanged. It should be noted that when m=1, the above relationship $T_{am} \le T_i < T_i$ then T_{am-1} can be expressed as $T_{am} \le T_i < T_i$. When m=N, the above relationship T_{am-1} can be expressed as $T_{am} \le T_i < T_i$.

Electric current pulse (amorphization pulse) 71:

15

20

[0125] The amorphization pulse 71 is employed in order to change the state of the memory 60 from State 2^N to State 1. When the amorphization pulse 71 is applied to the N recording layers 62, the temperature of all the N recording layers 62 is increased to a temperature equal to or higher than the highest one of the melting points of the N recording layers 62. By applying such an amorphization pulse 71 having an amplitude l_{abx1} and pulse width l_{abx1} to the N recording layers 62, all of the N recording layers 62 react one entitled, and thereafter, all of the N recording layers 62 are quenched, whereby all of the N recording layers 62 are changed from the crystalline phase to the amorphous phase.

125 [0128] Thus, by applying the amorphization pulse 71, which provides a temperature equal to or higher than the highest one of the melting points of the N recording layers 62, to the N recording layers 62 through the application sections 13, all of the N recording layers 62 can be changed from the crystalline phase to the amorphous phase.

[0127] By sequentially applying the crystallization pulses 70 for respective amorphous-phase recording layers among the N recording layers 62 to the memory 60, any current state of the memory 60 can be changed to State 2N, laternatively, by applying the amorphization pulse 71 to the memory 60 which is in State 2N, the memory 60 can be changed from State 2N to State 1. Alternatively, when the memory 60 is in State 1, by sequentially applying to the memory 60 the crystallization pulses for one or more amorphous-phase recording layers among the N recording layers 62 which are desired to be changed from the amorphous phase to the crystalline phase, the memory 60 can be changed from State 1 to any desired state. By using the crystallization pulses 70, the amorphization pulse 71, or combinations thereof, the state of the memory 60 can be changed from any one of 2N states to another.

Electric current pulse 72:

[0128] The electric current pulse 72 is employed in order to change the m-th to (m+n-1)th recording layers (1 \leq m \leq N) among the N recording layers 62 from the amorphous phase to the crystalline phase. When the electric current pulse 72 is applied to the N recording layers 62 through the application sections 13, the temperature of all the N recording layers 62 is increased to a temperature (T_i) which satisfies $T_{(m+n-1)} \leq T_{i_m} < T_{(m+n)}$ during a time (t_{i_m}) which satisfies $T_{(m+n-1)} \approx T_{(m+n-1)} = T_{(m+n-1)} \approx T_{(m+n-1$

[0129] Thus, by applying the electric current pulse 72, which provides a temperature (1,) that satisfies $T_{(m+n)} \le T_1$, $T_2 \le T_{(m+n)} \le T_1$ for $T_2 \le T_2 \le T_2 \le T_2$. The third property of the property of the satisfies $T_2 \le T_2 \le T_2$

[0130] The electric current pulse 72 is not indispensable because the m-th to (m+n-1)th recording layers can be changed from the amorphous phase to the crystalline phase by sequentially applying to the memory 60 the crystalline pulses 70 corresponding to the m-th to (m+n-1)th recording layers. However, the electric current pulse 72 can change the m-th to (m+n-1)th recording layers from the amorphous phase to the crystalline phase more quickly as compared with a case where the crystallization pulses 70 corresponding to the m-th to (m+n-1)th recording layers are sequentially applied to the memory 60.

FP 1 202 285 Δ2

Electric current pulse 73:

[0131] The electric current pulse 73 is employed in order to change the state of the memory 60 from State 1 to State 2N. When the electric current pulse 73 is applied to the N recording layers 62, the temperature of 11,0 which satisfies T_{1,1} ≤ T₁, during a time (t₁) which satisfies t₁, ≤ t₂, S papplying layers 62 is increased to a temperature (T_{1,0}) which satisfies T_{1,1} ≤ T₁, during a time (t₁) which satisfies t₁, ≤ t₂, S papplying the electric current pulse 73 having an amplitude (t₂, and pulse width t₁, to the N recording layers 62, the crystallization time (t₁) are achieved so that all of the N recording layers 62, the crystallization from the amorphous phase to the crystalling phase.

[0132] Thus, by applying the electric current pulse 73, which provides a temperature (T_x) that satisfies T_{xx} ≤ T_x during a time (t_x) that satisfies t_{xx} ≤ T_x, to the N recording layers 62 through the application sections 13, all of the N recording layers 62 can be changed from the amorphous phase to the crystalline phase.

[0133] The electric current pulse 7 six not indispensable because all of the N recording layers 62 can be changed from the amorphous phase to the crystalline phase by sequentially adopting to the memory 60 the crystalline phase 70. However, the electric current pulse 7 can change the state of the memory 60 from State 1 to State 2 more quickly as compared with a case where the crystallization pulses 70 are sequentially applied to the memory 60 from State 1 to State 2 more productly as compared with a case where the crystallization pulses 70 are sequentially applied to the memory.

Electric current pulse 74:

[0134] The electric current pulse 74 is formed by combining the electric current pulse 73 and the amorphization pulse 0 71. The electric current pulse 74 is employed when at least one recording layer among the N recording layers 62 is in the amorphous phase, in order to change the state of the memory 60 to State 1. By applying the electric current pulse 74 to the N recording layers 62, the temperature (T) of all the N recording layers 62 is increased to a temperature (T), which satisfies $T_i \ge T_{int}$ during a time (t), which satisfies $T_i \ge T_{int}$ defined increased to a temperature (T), which satisfies $T_i \ge T_{int}$ defined in the electric current of the melting points of the N recording layers 62. By applying to the N recording layers 62 the electric current pulse 74 which first exhibits the amplitude I_{int} with the pulse width I_{int} in all of the N recording layers 62, the crystallization temperature (T_{int}) and the crystallization time (T_{int}) are achieved so that all of the N recording layers 62 change from the amorphous phase to the crystallize phase, and then, all of the N recording layers 62 reach or acceed the highest one of the melting points of the N recording layers 62 are melted. Thereafter, all of the N recording layers 62 are quenched, whereby all of the N recording layers 62 are changed from the crystallizen bases to the amorphous phase.

[0135] The electric current pulse 74 is not indispensable because all of the N recording layers 62 can be changed to the crystalline phase (State 2th) by equentially applying the crystallization pulses 70 to the memory 60, and then, the state of the memory 60 can be changed from State 2th to State 1 by applying the amorphization pulse 71 to the memory 60. However, the electric current pulse 74 can change the state of the memory 60 from any state except for State 2th to State 1 more quickly as compared with a case where the crystallization pulses 70 for the first to Nth recording layers and the amorphization pulse 71 are sequentially applied to the memory 60.

Electric current pulse 75:

[0136] The electric current pulse 75 is employed in the case where each of one or more recording layers among the N recording layers 62 has a melting point equal to or lower than a temperature T_m , and each of the other recording layers among the N recording layers 62 has a melting point higher than a temperature T_m , in order to change the one or more recording layers from the crystalline phase by the amorphous phase while the other recording layer are kept at the crystalline phase. By applying the electric current pulse 75 to the N recording layers 62, the temperature (T) of all the N recording layers 62 is increased so that each of the one or more recording layers exaches the temperature T_m . By applying to the N recording layers 62 the electric current pulse 75 having the amplitude T_m and the pulse T_m are ach so the temperature T_m reaches the temperature T_m reaches the temperature T_m are applying the N recording layers for the crystalline phase to the amorphous phase T_m .

[0137] The temperature T_m may be any temperature which is equal to or higher than the lowest one of the melting points of the N recording layers 62 and lower than the highest one of the melting points of the N recording layers 62. By determining the temperature T_m, the N recording layers 62 can be divided into a group consisting of one or more recording layers each of which has a melting point equal to or lower than the temperature T_m, and a group consisting of the other recording layers each of which has a melting point higher than the temperature T_m, by applying to the N recording layers 62 the electric current pulse 75 which provides the temperature T_m, each of the recording layers having a melting point equal to or lower than the temperature T_m can be changed from the crystalline phase to the amorphous phase.

[0138] The electric current pulse 75 is useful when the melting points of the N recording layers 62 are different, but not indispensable because only a desired recording layer(s) among the N recording layers 62 can be changed to the

crystaline phase by sequentially applying the amorphization pulse 71 and the crystallization pulses 70 to the memory to foll inlies of the electric current pulse 75. However, the electric current pulse 75 can change only a desired recording layer(s) among the N recording layers 62 to the crystalline phase more quickly as compared with a case where the amorphization pulse 71 and the crystallization pulses 70 are sequentially applied to the memory 60.

[0139] When current phase states of the N recording layers 62 are known, the phase states of the N recording layers 62 can be changed to desired phase states by a combination of the crystalization pulses 70 and the amorphization pulses 71. The current phase states (initial states) of the N recording layers 62 can be identified by a reading method which will be described later with reference to Figure 8. It should be noted that, by sequentially applying to the memory 60 the crystallization pulses 70 corresponding to the respective one of the first to Nith recording layers (or by applying the electric current pulse 73 to the memory 60), the state of the memory 60 is changed from any state to State 2^{Nt}. Thus-schleved State 2^{Nt} may be used as the initial state for changing the phase states of the N recording layers 62 to desired phase states. With such an arrangement, the reading operation can be omitted because it is not necessary to identify the current phase states of the N recording layers 62. However, the initial state of the memory 60 is not limited. In State 2^{Nt}

[0140] Next, a method for reading information from the memory 60 is described with reference to the writing/reading apparatus 12 of Figure 1 (assuming that the memory 14 shown in Figure 1 is substituted by the memory 60 of Figure 6). The reading method of embodiment 2 is substantially the same as that of embodiment 1 which has been described with reference to Figure 4. When information is read from the memory 90, the switch 10 is closed so that the swerment section 8 applies an electric current pulse 1, to the N recording layers 62 and detects the resistance measurement section 8 applies an electric current pulse 1, to the N recording layers 62 and detects the resistance value of the N recording layers 62 (the sum of the resistance values of each of the N recording layers 62 (based on a potential difference caused between the lower electrode 2 and the upper electrode 6. The electric current pulse 1, has an amplitude and pulse with having a size such that a phase change is not caused in the N recording layers 62.

[0141] Figure 8 is a flowchart illustrating the method for reading information from the memory 60 by using the writing/ reading apparatus 12 of the present invention. Hereinafter, steps of the method for reading information from the memory 60 are described with reference to Figure 8 in conjunction with Figure 1:

Step S801: The electric current pulse I, is applied to the N recording layers 62 through the application sections 13.

Step S802: The resistance measurement section 8 measures the sum of the resistance values of the N recording layers 62.

Step S803: The determination section 16 determines which of States 1-2^N the measured sum of the resistance values corresponds to.

Through these steps, information is read from the memory 60.

30

26

[0142] It should be noted that a plurality of memories 60 each having a structure shown in Figure 6 may be arranged in a matrix as shown in Figure 5, whereby the capacity of a storage device can be increased.

[0143] In the memory 60 of Figure 6, the recording layers 62 are formed in the order from the first recording layer to the Nth recording layer. However, the first to Nth recording layers may be formed in any other order (e.g., in a random order).

[0144] A memory of the present invention includes a first recording layer and a second recording layer each of which records information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which may occur due to increases in temperature caused by the application of the electric current pulse. The crystallization temperature of the first recording layer, Tx1, and the crystallization temperature of the second recording layer, Tx2, have the relationship $T_{x1} < T_{x2}$, and the crystallization time of the first recording layer, t_{x1} , and the crystallization time of the second recording layer, tx2, have the relationship tx1 > tx2, such that each of the first and second recording layers can be set at a desired phase state (amorphous phase or crystalline phase). Furthermore, where the resistance value of the first recording layer in the amorphous phase is R_{a1}, the resistance value of the first recording layer in the crystalline phase is R₋₁, the resistance value of the second recording layer in the amorphous phase is R_{a2}, and the resistance value of the second recording layer in the crystalline phase is R_{c2}, R_{a1}+R_{a2}, R_{a1}+R_{c2}, R_{c1}+R̄_{a2}, and R_{c1}+R_{c2} are different from one another. Thus, four states of the memory represented by combinations of the phase state of the first recording layer and the phase state of the second recording layer can be distinguishably detected. In this structure, the phase state of each recording layer is controlled between the crystalline phase and the amorphous phase. This is easier than a stepwise control of the phase state of a single recording layer. The number of recording layers is not limited to 2. The same effects of the present invention can be obtained even with a memory including more than two recording layers

[0145] Various other modifications will be apparent to and can be readily made by those skilled in the art without

departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.

5 Claims

20

25

35

45

50

- 1. A memory, comprising:
- a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current uples; and
 - a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse.
- wherein the crystallization temperature of the first recording layer, T_{x1}, and the crystallization temperature of the second recording layer, T_{x2}, have the relationship T_{x1} < T_{x2},
 - the crystallization time of the first recording layer, t_{x1} , and the crystallization time of the second recording layer, t_{x2} , have the relationship $t_{x1} > t_{x2}$, and
 - $R_{a1}+R_{a2}$, $R_{a1}+R_{c2}$, $R_{c1}+R_{a2}$, and $R_{c1}+R_{c2}$ are different from one another where the resistance value of the first recording layer in the amorphous phase is R_{a1} , the resistance value of the first recording layer in the crystalline phase is R_{c1} , the resistance value of the second recording layer in the amorphous phase is R_{a2} , and the resistance value of the second recording layer in the crystalline phase is R_{c2} .
 - A memory according to claim 1, wherein the melting point of the first recording layer, T_{m1}, satisfies the relationship 400 ≤ T_{m1}°C) ≤ 800.
 - A memory according to claim 1, wherein the melting point of the second recording layer, T_{m2}, satisfies the relationship 300 ≤ T_{m2}(°C) ≤ 700.
- A memory according to claim 1, wherein the crystallization temperature of the first recording layer, T_{x1}, satisfies the relationship 130 ≤ T_{x1}(°C) ≤ 230.
 - A memory according to claim 1, wherein the crystallization temperature of the second recording layer, T_{x2}, satisfies
 the relationship 160 ≤ T_{x2}(°C) ≤ 260.
 - A memory according to claim 1, wherein the crystallization time of the first recording layer, t_{x1}, satisfies the relationship 5 ≤ t_{x1}(ns) ≤ 200.
- A memory according to claim 1, wherein the crystallization time of the second recording layer, t_{x2}, satisfies the
 relationship 2 ≤ t_{x2}(ns) ≤ 150.
 - 8. A memory according to claim 1, wherein:
 - the first recording layer includes three elements, Ge, Sb, and Te; and
 - the second recording layer includes (Sb-Te)-M1, where M1 is at least one selected from a group consisting of Ag, In, Ge, Sn, Se, Bi, Au, and Mn.
 - A memory according to claim 1, wherein the first recording layer is formed on a substrate, and the upper electrode is formed on the second recording layer.
 - A memory according to claim 9, wherein a lower electrode is formed between the substrate and the first recording layer.
- 11. A memory according to claim 1, wherein an intermediate layer is formed between the first recording layer and the second recording layer.
 - A memory according to claim 1, wherein the specific resistance r_{a1} of the first recording layer in the amorphous phase is 1.0 ≤ r_{a1}(Ω·cm) ≤ 1×10⁷.

- A memory according to claim 1, wherein the specific resistance r_{s2} of the second recording layer in the amorphous
 phase is 2.0 ≤ r_{c2}(Ω·cm) ≤ 2×10⁷.
- 14. A memory according to claim 1, wherein the specific resistance r_{c1} of the first recording layer in the crystalline phase is 1×10·3 ≤ r_{c1}(Ω·cm) ≤ 1.0.
- A memory according to claim 1, wherein the specific resistance r_{c2} of the second recording layer in the crystalline phase is 1×10⁻³ ≤ r_{c2} (Ω·cm) ≤ 1.0.
- 10 16. A writing apparatus for writing information in a memory, the memory including:

5

15

20

25

30

26

40

45

50

55

a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and

a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse.

wherein the crystallization temperature of the first recording layer, T_{x1} , and the crystallization temperature of the second recording layer, T_{x2} , have the relationship $T_{x1} < T_{x2}$,

the crystallization time of the first recording layer, t_{x1}, and the crystallization time of the second recording layer, t_{x2}, have the relationship t_{x2} > t_{x3}, and

 $R_{11}^2+R_{22}$, $R_{11}^2+R_{22}$, and $R_{11}^2+R_{22}$ are different from one another where the resistance value of the cross-different in the amorphous phase is R_{11} , the resistance value of the first recording layer in the crystalline phase is R_{21} , the resistance value of the second recording layer in the amorphous phase is R_{22} , and the resistance value of the second recording layer in the crystalline phase is R_{22} , and the writing apparatus including.

a pulse generator for generating at least first to third electric current pulses; and

an application section through which the at least first to third electric current pulses are applied to the first recording layer and the second recording layer,

wherein in order to change the first recording layer from the amorphous phase to the crystalline phase while the phase state of the second recording layer is kept unchanged, the pulse generator generates the first electroment pulse which provides a temperature (1) that satisfies $t_1 \le T < t_2 \le t_3 \le T \le t_4 \le t_4$

In order to change both the first recording layer and the second recording layer from the crystalline phase to the amorphous phase, the pulse generator generates the third electric current pulse which provides a temperature equal to or higher than the higher one of the melting points of the first and second recording layers.

- 17. A writing apparatus according to claim 16, wherein the pulse amplitude of the first electric current pulse, I_{c1}, is 0.02 ≤ I_{c1}(mA) ≤ 10, and the pulse width of the first electric current pulse, I_{c1}, is 5 ≤ I_{c1}(ns) ≤ 200.
- A writing apparatus according to claim 16, wherein the pulse amplitude of the second electric current pulse, l_{c2}, is 0.05 ≤ l_{c2}(mA) ≤ 20, and the pulse width of the second electric current pulse, l_{c2}, is 2 ≤ t_{c2}(ns) ≤ 150.
- 19. A writing apparatus according to claim 16, wherein the pulse amplitude of the third electric current pulse, I_{a1}, is 0.1 ≤ I_{a1}(mA) ≤ 200, and the pulse width of the third electric current pulse, I_{a1}, is 1 ≤ I_{a1}(mS) ≤ 100.
 - 20. A writing apparatus according to claim 16, wherein, in order to change both the first recording layer and the second recording layer from the amorphous phase to the crystalline, phase, the pulse generator generates a fourth electric current pulse which provides a temperature (f) that satisfies f_{1,5} ≤ T during a time (t) that satisfies f_{1,5} ≤ T.
 - 21. A writing apparatus according to claim 20, wherein the pulse amplitude of the fourth electric current pulse, l_{c12}, is 0.05 ≤ l_{c12}(mA) ≤ 20, and the pulse width of the fourth electric current pulse, t_{c12}, is 5 ≤ t_{c12}(ns) ≤ 200.

- 22. A writing apparatus according to claim 16, wherein, when the melting point of the first recording layer T_{mr}, and the melting point of the second recording layer T_{ms}, have the relationship T_{mt} > T_{ms}. In order to change the recording layer having the lower one of the melting points T_{mr} and T_{ms} from the crystalline phase to the amorphous phase while the phase state of the recording layer having the higher one of the melting points T_{mr} and T_{ms} is kept at the crystalline phase, the pulse generator generates a fifth electric current pulse which provides a temperature equal to or higher than the lower one of the melting points T_{mr} and T_{ms} and lower then the higher one of the melting points T_{mr} and T_{ms}.
- 23. A writing apparatus according to claim 22, wherein the pulse amplitude of the fifth electric current pulse, I_{a2}, is 0.05 ≤ I_{a2}(mA) ≤ 160, and the pulse width of the fifth electric current pulse, I_{a2} is 1 ≤ I_{a2}(nS) ≤ 100.
 - 24. A reading apparatus for reading information from a memory, the memory including:
 - a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and
 - a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current oulse.
 - wherein the crystallization temperature of the first recording layer, T_{xx} , and the crystallization temperature of the second recording layer, T_{xx} have the relationship $T_{xx} < T_{xx}$. the crystallization time of the first recording layer, T_{xx} and the crystallization time of the second recording layer, T_{xx} and the crystallization time of the second recording layer, T_{xx} and the crystallization time of the second recording layer, T_{xx} and T_{xx} are the second recording layer.
 - $_{1_2}$, have the relationship $_{1_1} \times _{1_2}$, and $_{1_2} \times _{1_2} \times$
 - instructioning layer in the amorphous praise is R_{21} , the resistance value of the first recording layer in the crystalline phase is R_{21} the resistance value of the second recording layer in the amorphous phase is R_{22} , and the resistance value of the second recording layer in the crystalline phase is R_{22} , and the reading appearatus including:
- 30 an application section through which an electric current pulse is applied to the first and second recording layers;
 - a resistance measurement device for measuring a sum of the resistances of the first and second recording layers; and
 - a determination section for determining which of the four different sums of resistance values, $R_{a1}^{+}R_{a2}$, $R_{a1}^{+}R_{a2}$, $R_{c1}^{+}R_{a2}$, and $R_{c1}^{+}R_{c2}$, the measured sum of the resistance values of the first and second recording layers is equal to
 - 25. A reading apparatus according to claim 24, wherein the electric current pulse has an amplitude I, having a size such that a phase change is not caused in the first and second recording layers.
 - A reading apparatus according to claim 25, wherein the amplitude I, of the electric current pulse is L(mA) ≤ 0.02.
 - 27. A memory, comprising

5

15

20

25

35

40

45

50

N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse,

- wherein the crystallization temperature T_{xm} of the m-th recording layer (1 \leq m \leq N) satisfies the relationship $T_{x1} \leq T_{x2} \leq ... \leq T_{xm+1} \leq T_{xm} \leq T_{xm+1} \leq ... \leq T_{xN}$.
- the crystallization time t_{xm} of the m-th recording layer satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xh}$, and

the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2^N values.

- 55 28. A writing apparatus for writing information in a memory, the memory including
 - N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse,

wherein the crystallization temperature T_{xm} of the m-th recording layer (1 \le m \le N) satisfies the relationship $T_{x1} \le T_{x2} \le ... \le T_{xm-1} \le T_{xm} \le T_{xm+1} \le ... \le T_{xN}$.

the crystallization time t_{xm} of the m-th recording layer satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xN}$, and

the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2^N values, and

the writing apparatus including:

5

10

20

25

30

35

40

45

50

a pulse generator for generating at least N crystallization pulses and amorphization pulse, and an application section through which the at least N crystallization pulses and amorphization pulse are applied to the N recording layers.

wherein in order to change only the m-th recording layer from the amorphous phase to the crystalline phase while the phase states of the other recording layers are keyt unchanged, the pulse generator generates a crystallization pulse which provides a temperature (T) that satisfies $T_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that satisfies $t_{xM} \leq T_x < T_{x(m+1)}$ during a time (t) that sati

in order to change all of the N recording layers from the crystalline phase to the amorphous phase, the pulse generator generates the amorphization pulse which provides a temperature equal to or higher than the highest one of the melting points of the N recording layers.

- 29. A writing apparatus according to claim 28, wherein, in order to change all of the N recording layers from the amorphous phase to the crystalline phase, the pulse generator generates an electric current pulse which provides a temperature (T) that satisfies \(\frac{1}{2}\), \(\frac{1}{2}\) \(\frac{1}{2}\).
- 30. A writing apparatus according to claim 26, wherein, in order to change the m-th to (m+n-1)th recording layers among the N recording layers from the amorphous phase to the crystalline phase, the pulse generator generates an electric current pulse which provides a temperature (T) that satisfies T_{x(m+n-1)} ≤ T_x < T_{x(m+n)} during a time (t) that satisfies t_{xm} ≤ t_x < t_{x(m+n)}.
- 31. A writing apparatus according to claim 28, wherein, when each of one or more recording layers among the N recording layers has a melting point equal to or lower than a temperature T_m, and each of the other recording layers man entiting point higher than the temperature T_m. In order to change the one or more recording layers from the crystalline phase to the amorphous phase while the other recording layers are kept at the crystalline phase, the pulse generator generates an electric current pulse which produces the temperature T_m.
- 32. A reading apparatus for reading information from a memory, the memory including

N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse.

wherein the crystallization temperature T_{xm} of the m-th recording layer (1 \le m \le N) satisfies the relationship $T_{x1} < T_{x2} < ... < T_{xm+1} < T_{xm} < T_{xm+1} < ... < T_{xN}$.

the crystallization time t_{xm} of the m-th recording layer satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xN}$, and

the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2^M values, and

the reading apparatus including:

an application section through which an electric current pulse is applied to the N recording layers;

a resistance measurement device for measuring a sum of the resistances of the N recording layers; and a determination section for determining which of the 2th different values for the sum of resistance values the measured sum of the resistance values of the N recording layers is equal to.

33. A method for writing information in a memory, the memory including:

a first recording layer for recording information by utilizing a reversible phase change between a crystalline

phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and

a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse,

wherein the crystallization temperature of the first recording layer, Tx1, and the crystallization temperature of the second recording layer, Ty2, have the relationship Ty1 < Ty2,

the crystallization time of the first recording layer, tx1, and the crystallization time of the second recording layer, t_{v2} , have the relationship $t_{v1} > t_{v2}$, and

Ra1+Ra2, Ra1+Rc2, Rc1+Ra2, and Rc1+Rc2 are different from one another where the resistance value of the first recording layer in the amorphous phase is Ra1, the resistance value of the first recording layer in the crystalline phase is Rc1, the resistance value of the second recording layer in the amorphous phase is Ra2. and the resistance value of the second recording layer in the crystalline phase is R_{c2}, and

the writing method including steps of:

4

15

20

25

30

35

40

50

generating at least first to third electric current pulses; and

applying the at least first to third electric current pulses to the first recording layer and the second recording laver.

wherein, in the step of generating the at least first to third electric current pulses, in order to change the first recording layer from the amorphous phase to the crystalline phase while the phase state of the second recording layer is kept unchanged, the pulse generator generates the first electric current pulse which provides a temperature (T) that satisfies T_{x1} ≤ T < T_{x2} during a time (t) that satisfies t_{x1} ≤ t,

in order to change the second recording layer from the amorphous phase to the crystalline phase while the phase state of the first recording layer is kept unchanged, the pulse generator generates the second electric current pulse which provides a temperature (T) that satisfies T_{x2} ≤ T during a time (t) that satisfies t_{x2} ≤ t < t_{x1},

in order to change both the first recording layer and the second recording layer from the crystalline phase to the amorphous phase, the pulse generator generates the third electric current pulse which provides a temperature equal to or higher than the higher one of the melting points of the first and second recording layers.

34. A method for reading information from a memory, the memory including:

a first recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse; and

a second recording layer for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse.

wherein the crystallization temperature of the first recording layer, Tx1, and the crystallization temperature of the second recording layer, Tx2, have the relationship Tx1 < Tx2,

the crystallization time of the first recording layer, t,, and the crystallization time of the second recording layer. t_{v2} , have the relationship $t_{x1} > t_{x2}$, and

Ra1+Ra2, Ra1+Rc2, Rc1+Ra2, and Rc1+Rc2 are different from one another where the resistance value of the first recording layer in the amorphous phase is Ra1, the resistance value of the first recording layer in the crystalline phase is Rn1, the resistance value of the second recording layer in the amorphous phase is Rn2, and the resistance value of the second recording layer in the crystalline phase is R.2, and

the reading method including steps of:

applying an electric current pulse to the first recording layer and the second recording layer; measuring a sum of the resistances of the first and second recording layers; and determining which of the four different sums of resistance values, Ra1+Ra2, Ra1+Rc2, Rc1+Ra2, and

Rest+Res, the measured sum of the resistance values of the first and second recording layers is equal to.

35. A method for writing information in a memory, the memory including

N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse.

wherein the crystallization temperature T_{xm} of the m-th recording layer (1 \le m \le N) satisfies the relationship $T_{x1} < T_{x2} < ... < T_{ym,1} < T_{ym+1} < T_{ym+1} < ... < T_{yM}$.

the crystallization time t_{xm} of the m-th recording layer satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xN}$, and

the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2° values, and

the writing method including steps of:

5

10

15

20

30

35

45

50

generating at least N crystallization pulses and amorphization pulse, and applying the at least N crystallization pulses and amorphization pulse to the N recording layers,

wherein, in the step of generating the first to (N+1)th electric current pulses, in order to change only the mtrecording layer from the amorphous phase to the crystalline phase while the phase states of the other recording layers are kept unchanged, the pulse generator generates a crystalitization pulse which provides a temperature (T) that satisfies $T_m \in T_n \in T_m$, during a time (t) that satisfies $T_m \in T_n \in T_m$, and

in order to change all of the N recording layers from the crystalline phase to the amorphous phase, the pulse generator generates the amorphization pulse which provides a temperature equal to or higher than the highest one of the melting points of the N recording layers.

36. A method for reading information from a memory, the memory including

N recording layers (N is a natural number which satisfies N > 2) for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse,

wherein the crystallization temperature T_{xm} of the m-th recording layer (1 \le m \le N) satisfies the relationship $T_{x1} < T_{x2} < ... < T_{ym+1} < T_{ym+1} < T_{ym+1} < ... < T_{ym+1} < T_$

the crystallization time t_{xm} of the m-th recording layer satisfies the relationship $t_{x1} > t_{x2} > ... > t_{xm-1} > t_{xm} > t_{xm+1} > ... > t_{xN}$, and


the resistance values of the N recording layers in the amorphous phase are different from one another, the resistance values of the N recording layers in the crystalline phase are different from one another, and the sum of the resistance values of the N recording layers is one of 2^N values, and


the reading method including steps of:

applying an electric current pulse to the N recording layers;


measuring a sum of the resistances of the N recording layers; and


determining which of the 2^N different values for the sum of resistance values the measured sum of the resistance values of the N recording layers is equal to.
















FIG.6






FIG.7





FUROPEAN PATENT APPLICATION (12)

(88) Date of publication A3: 02.01.2004 Bulletin 2004/01 (51) Int CL7: G11C 11/34

- (43) Date of publication A2: 02.05.2002 Bulletin 2002/18
- (21) Application number: 01125119.6
- (22) Date of filing: 23,10,2001
- (84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR Designated Extension States: AL LT LV MK RO SI
- (30) Priority: 27.10.2000 JP 2000328555
- (71) Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. Kadoma-shl, Osaka 571-8501 (JP)
- (72) Inventors:
- · Nishihara, Takashi
 - Osaka-shi, Osaka 532-0022 (JP)
 - Kojima, Rie
 - Kadoma-shi, Osaka 571-0030 (JP)
 - Yamada, Noboru Hirakata-shi, Osaka 573-1104 (JP)
- (74) Representative: Balsters, Robert et al Novagraaf SA 25. Avenue du Pailly 1220 Les Avanchets - Geneva (CH)
- (54)Memory, writing apparatus, reading apparatus, writing method, and reading method
- (57)A memory includes: first and second recording layers for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse. The crystallization temperatures of the first and second recording layers, Tx1 and Tx2, have the relationship Tx1 < Tx2. The crystallization times of the first and second recording layers, tx1 and tx2, have the relation-

ship $t_{x1} > t_{x2}$. $R_{a1}+R_{a2}$, $R_{a1}+R_{c2}$, $R_{c1}+R_{a2}$, and $R_{c1}+R_{c2}$ are different from one another where the resistance value of the first recording layer in the amorphous phase is Rat, the resistance value of the first recording layer in the crystalline phase is Rc1, the resistance value of the second recording layer in the amorphous phase is R_{a2}, and the resistance value of the second recording layer in the crystalline phase is R.2.



EUROPEAN SEARCH REPORT

Application Number EP 01 12 5119

	DOCUMENTS CONSID			
Category	Citation of document with of relevant pass	ndication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	PATENT ABSTRACTS 0 vol. 010, no. 009 14 January 1986 (1 & JP 60 164937 A (28 August 1985 (19 * abstract *	(P-420), 986-01-14) HITACHI SEISAKUSHO KK),	1-36	G11C11/34
Α	EP 0 449 121 A (FU 2 October 1991 (19 * column 4, line 1	DI PHOTO FILM CO LTD) 91-10-02) 2-24; figure 1 *	1-36	
E	EP 1 187 119 A (MA LTD) 13 March 2002 * abstract; figure		1-36	
	22 March 1994 (1994	1-03-22) 3 - column 6, line 11 *	1-36	
]				TECHNICAL FIELDS SEARCHED (Int.Cl.7)
				G11C
	The present search report has	een drawn up for all claims		
	Place of search Date of completion of the search			Examiner
	MUNICH	29 October 2003	Gaer	rtner, W
X partic Y partic docum A techn O non-v	CATEGORY OF OFFED DOCUMENTS 2. periodicity reservent Essen alone 2. periodicy reservent Essen alone 2. periodicy reservent Essen alone 2. periodicy reservent Essen alone 3. bechniques alone alone 3. bechniques alone alone 4. bechniques alone alone 5. l'alone alone 6. reservent 6. reserv			ed on, or

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 01 12 5119

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent (Tibe EDP file on The European Patent (Tibe is in a very fished by these particulars which ere merely given for the purpose of information.

29-10-2003

Patent document cited in search report		Publication date		Patent family member(a)		Publication date	
JP I	60164937	A	28-08-1985	JP JP	1789424 C 4077968 B		29-09-1993 09-12-1992
EP (0449121	A	02-10-1991	JP DE EP US	3275382 A 69110933 D 0449121 A 5419999 A	12	06-12-1991 10-08-1995 02-10-1991 30-05-1995
EP :	1187119	A	13-03-2002	CN EP JP US	1347082 A 1187119 A 2002144736 A 2002054983 A	2	01-05-2002 13-03-2002 22-05-2002 09-05-2002
US 5	5296716	A	22-03-1994	US DEE JP KRS US US US US US CN DEP JP KRX US US US US US US US US US US US US US	\$166758 A A 1007518 A 1007	, B 1 1 1 1 1 1 1	24-11-1992 18-08-1993 21-11-2002 07-08-2003 15-06-1994 02-11-1994 02-11-1994 01-05-2000 11-04-1995 04-03-1993 09-07-1996 21-01-1997 09-05-1995 21-01-1997 09-05-1995 22-07-1992 22-07-1992 22-07-1992 22-07-1992 22-07-1992 29-01-1993 01-08-1996 01-08-1996 01-08-1996 01-08-1996 01-08-1996 01-08-1996 01-08-1999 01-08-1999 01-08-1999 01-08-1999 01-08-1999

o b For more details about this annex : see Official Journal of the European Petent Office, No. 12/82